T1040 Clock Query

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

T1040 Clock Query

7,497 次查看
gokulkrishnan
Contributor III

Hi,

I am using a T1040 processor. The clock signals to the chip, DIFF_SYS_CLK p and n can be supplied with a 3.3V input oscillator or do we need to give 1.8V itself. Do these pins have internal pull ups?

Could you help me with the voltage levels of the other clocks as well namely.

1. DDR Clock 

2. System Clock 

3. USB clock 

Regards 

Gokul

标签 (1)
12 回复数

7,134 次查看
ufedor
NXP Employee
NXP Employee

All mentioned clock signals belong to the OVDD(OVDD1) domain - refer to the QorIQ T2080 Data Sheet, Table 1. Pinout list by bus.

OVDD(OVDD1) could be only 1.8V – refer to the QorIQ T2080 Data Sheet, Table 3. Recommended operating conditions.

So SYSCLK, DDRCLK and USBCLK have to have 1.8V amplitude.

> DIFF_SYS_CLK p and n can be supplied with a 3.3V input oscillator?

No.

Refer to the QorIQ T2080 Data Sheet, 3.6.6.1 Differential System clock DC timing specifications.

0 项奖励
回复

7,134 次查看
gokulkrishnan
Contributor III

Hi, 

Do these clocks have internal pull ups so that we can use an ac caps to adjust the dc level !

0 项奖励
回复

7,134 次查看
ufedor
NXP Employee
NXP Employee

There are no internal pull-ups.

7,134 次查看
fdm
Contributor IV

Hi Fedor,

Would you confirm the necessity of an external biasing at the DIFF_SYSCLK input in case of AC-coupling?

This seems contradicting with datasheet and also with this response given on my similar question (see also this topic).

BR,

   Denis

0 项奖励
回复

7,134 次查看
gokulkrishnan
Contributor III

Hi,

Could you suggest apart number for the Differential system clock 100 MHz. I am unable to find one that suffice the requirements given in table 14 of the datasheet. The swing shwn is 1.08V to 1.8v right ?

Regards 

Gokul

0 项奖励
回复

7,134 次查看
ufedor
NXP Employee
NXP Employee
0 项奖励
回复

7,134 次查看
gokulkrishnan
Contributor III

Hi,

For the DDR clock of the chip, I am unable to find a part. te reference schematic sgiven do not have a part specified either. Do you have any recommendations for the same that falls within the specified swing of 1.08 to 1.8v.

0 项奖励
回复

7,129 次查看
ufedor
NXP Employee
NXP Employee

Please see attached.

0 项奖励
回复

7,129 次查看
gokulkrishnan
Contributor III

Hi, 

For this device do we need to add any termination. the datasheet does not have any specifications.

Regards

Gokul

0 项奖励
回复

7,129 次查看
ufedor
NXP Employee
NXP Employee

Which termination is in question?

0 项奖励
回复

7,129 次查看
gokulkrishnan
Contributor III

Hi, 

The termination for the clock source you had the mentioned. SMB-066660-7BY0T0.

Regards 

Gokul

0 项奖励
回复

7,129 次查看
ufedor
NXP Employee
NXP Employee

On the T1040D4RDB 33Ohm serial resistor is inserted.

It is recommend to perform a simulation to check whether such termination is suitable for a custom board.

0 项奖励
回复