Multi Source Translation Content

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Multi Source Translation Content

ディスカッション

ソート順:
Compilation Error on imx-95-FRDM unknown base path for fd 4, path include couldn't allocate absolute path for 'include'. tar: ./usr/include: Cannot mkdir: Bad address tar: ./usr/include/xen/gntdev.h: Cannot open: No such file or directory got *at() syscall for unknown directory, fd 4 unknown base path for fd 4, path include couldn't allocate absolute path for 'include'. got *at() syscall for unknown directory, fd 4 unknown base path for fd 4, path include couldn't allocate absolute path for 'include'. tar: ./usr/include: Cannot mkdir: Bad address tar: ./usr/include/xen/evtchn.h: Cannot open: No such file or directory Re: Compilation Error on imx-95-FRDM Hi @Asadeds  What is your BSP version? I checked it on my Imx95 FRDM and there are no problems. pengyong_zhang_0-1786413970033.png B.R
記事全体を表示
What kind of port does the T Embed have? I have the standard model T Embed, but i have no Idea what kind of port it has (the other port, not usb c), because the official site says its a grove port, the lilygo Wiki site says its a qwiic port. Can anyone help me please?
記事全体を表示
I.MX93 boot waiting for known usb device Bought IMX93 from Mouser  for NXPLinux summer school program, I used there the automated script to boot the board,  ./scripts/ loss.py boot command . After executing the command I keep getting waiting  for known usb device. Will appreciate all the help to enable me progress Ias am stuck . FRDM-i.MX93  Re: I.MX93 boot waiting for known usb device @Fidelbanks thanks a lot for your interest in i.MX FRDM board. I think your problem is similar with  https://community.nxp.com/t5/i-MX-Processors/I-MX93-UUU-emmc-sdcard-LIBUSB-ERROR-TIMEOUT-Error/td-p/2402801 @pengyong_zhang Linux kernel summer school is a project that wants to help people getting started with learning linux kernel by using the i.MX93 frdm board.  https://nxp-research.github.io/lkss-main/2026/about.html#getting-started We provided a script that helps users boot the board using the serial download mode Re: I.MX93 boot waiting for known usb device Hi @Fidelbanks  What project are you referring to? If you want to get started with the development board, you can directly use the demo image from the NPX website. I'm not familiar with how your summer school program is implemented. B.R
記事全体を表示
PPF0900AMBA1ES Hi NXP team, I'm working on a custom board based on the i.MX95 (MIMX9596, 19x19 package, LPDDR5), using the PPF0900AMBA1ES PMIC. Could you please confirm: 1.Does this part number ship with OTP already programmed, or is it a non-programmed engineering sample? 2.If it is non-programmed, what is the recommended procedure to program (or emulate) the OTP configuration for bring-up and evaluation purposes? 3.Is a reference OTP configuration file (.CFG) available for an i.MX95 + LPDDR5 (19x19) implementation that we could use as a starting point? For context, our schematic closely follows the i.MX95 EVK reference design (PF09 + PF5301 + PF5302), and we're currently doing initial power-on bring-up. Thank you. PMIC Re: PPF0900AMBA1ES  PPF0900AMBA1ES is OTP part which mean had already done OTP. https://www.nxp.com/docs/en/supporting-information/MPF0900AMBA1ES.zip OTP file please download from above link.
記事全体を表示
S32G2 Enabling Multicore Application Hi, nxp fellows: We are preparing to use multi-core to run programs in the S32G274A chip, using A53 to run Linux and M7 to run LLCE_CAN. We referred to "Enabling Multicore Application on S32G2 using S32G2 Platform Software Integration", according to 5.2. Configure the bootloader, installed the recommended software packages, and configured them following the steps. zhipeng_7-1786181958976.pngzhipeng_7-1786181958976.pngzhipeng_7-1786181958976.pngzhipeng_7-1786181958976.png There is an error in 5.3. Build The Bootloader during compilation. The launch.bat file was edited. zhipeng_0-1786182860528.pngzhipeng_0-1786182860528.pngzhipeng_0-1786182860528.pngzhipeng_0-1786182860528.png An error occurred after running launch.bat.  zhipeng_0-1786180508617.pngzhipeng_0-1786180508617.pngzhipeng_0-1786180508617.pngzhipeng_0-1786180508617.png After commenting out the relevant code. zhipeng_5-1786181360466.pngzhipeng_5-1786181360466.pngzhipeng_5-1786181360466.pngzhipeng_5-1786181360466.png zhipeng_2-1786180921774.pngzhipeng_2-1786180921774.pngzhipeng_2-1786180921774.pngzhipeng_2-1786180921774.png I found the CryptoDal.h file in the installation directory. zhipeng_4-1786181305215.pngzhipeng_4-1786181305215.pngzhipeng_4-1786181305215.pngzhipeng_4-1786181305215.png zhipeng_6-1786181450684.pngzhipeng_6-1786181450684.pngzhipeng_6-1786181450684.pngzhipeng_6-1786181450684.png Where could there be any mistakes? Thanks. Re: S32G2 Enabling Multicore Application Hi,zhipeng Is Secure Boot enabled in the configuration? Try to enable the Secure boot, check if the issue will disappear. Joey_z_2-1786353784256.pngJoey_z_2-1786353784256.pngJoey_z_2-1786353784256.pngJoey_z_2-1786353784256.png BR Joey Re: S32G2 Enabling Multicore Application Hi, @Joey_z  Yes, after adding, it will show "undeclared" on the third image. Commenting out will show "No such file or directory", on the fifth image. zhipeng_1-1786347067301.pngzhipeng_1-1786347067301.pngzhipeng_1-1786347067301.pngzhipeng_1-1786347067301.png "CryptoDal.h" is located in D:\NXP\Integration_Reference_Examples_S32G2_2022_06\code\framework\realtime\bsw\dal\cryptodal\generic\include "Hse_Ip.h" is located in D:\NXP\SW32G_RTD_4.4_3.0.2_HF01\eclipse\plugins\Crypto_TS_T40D11M30I2R0\include I have found both files in their respective folders, and the file paths are also written in launch.bat. The current problem feels like the plugin path was not included during the compilation process. BR Re: S32G2 Enabling Multicore Application Hi,zhipeng For your issue, will there be an error if the following contents are added? Is it commenting out won't cause an error? Joey_z_0-1786328574726.pngJoey_z_0-1786328574726.pngJoey_z_0-1786328574726.pngJoey_z_0-1786328574726.png BR Joey 回复: S32G2 Enabling Multicore Application Hi,ZhiPeng Thank you for your information. Could you share more information with me? 1.Do you only boot ATF and uboot on A core? Have any output on the UART of A core? 2.What is the M core function? is it about the UART/CAN function? BR Joey 回复: S32G2 Enabling Multicore Application Hi, @Joey_z  The previous bootloader compilation was successful. Now, I have written the image into the NOR flash and after booting, there is no output on the UART. I referred to AN13750. Here are my operation steps: I followed the "S32G2_LinuxBSP_42.0_User_Manual.pdf", and installed u-boot bsp42.0-2022.04 and ATF bsp42.0-2.10 in Ubuntu 20. I modified s32_mmc.c and s32_common.mk according to 0001-fip-align-and-mmc-init.patch. zhipeng_0-1787646642108.pngzhipeng_0-1787646642108.pngzhipeng_0-1787646642108.png zhipeng_1-1787646670172.pngzhipeng_1-1787646670172.pngzhipeng_1-1787646670172.png zhipeng_2-1787646683855.pngzhipeng_2-1787646683855.pngzhipeng_2-1787646683855.png I compiled u-boot and ATF. make CROSS_COMPILE=/opt/S32G/arm-gnu-toolchain-11.3.rel1-x86_64-aarch64-none-linux-gnu/bin/aarch64-none-linux-gnu- ARCH=aarch64 PLAT=s32g274ardb2 BL33=../u-boot/u-boot-nodtb.bin Image Layout DCD: Offset: 0x200 Size: 0x1c IVT: Offset: 0x1000 Size: 0x100 AppBootCode Header: Offset: 0x1200 Size: 0x40 Application: Offset: 0x1240 Size: 0x33e00 Boot Core: A53_0 IVT Location: SD/eMMC Load address: 0x342f8f00 Entry point: 0x34302000 I wrote the fip.s32 onto the SD card. After replacing the fip, the SD card was still able to boot, and the date of the u-boot changed. U-Boot 2022.04-00213-g5a6f62071f (Aug 24 2026 - 10:35:21 +0800) Configure the bootloader. zhipeng_3-1787647428751.pngzhipeng_3-1787647428751.pngzhipeng_3-1787647428751.png zhipeng_4-1787647490093.pngzhipeng_4-1787647490093.pngzhipeng_4-1787647490093.png zhipeng_5-1787647533346.pngzhipeng_5-1787647533346.pngzhipeng_5-1787647533346.png zhipeng_6-1787647547310.pngzhipeng_6-1787647547310.pngzhipeng_6-1787647547310.png Generate S32G Boot Image zhipeng_7-1787647657415.pngzhipeng_7-1787647657415.pngzhipeng_7-1787647657415.png select the bt_m7_blob.bin to write it to the address 0x0. select the fip.bin to write it to the address 0x100000. select theS32G274A_M7.bin to write it to the address 0x200000. zhipeng_8-1787647865193.pngzhipeng_8-1787647865193.pngzhipeng_8-1787647865193.png Now neither the UART nor the CAN is responding. Please help me analyze the situation. Thanks. 回复: S32G2 Enabling Multicore Application Hi, @Joey_z  Thanks for your reply. 1. Yes, only ATF and u-boot were booted on the A core. The UART did not have any output. 2. The M core ran the LLCE_CAN and Lpspi programs, integrating the "Can_Llce_DS_Loopback_S32G274A_M7" and "Lpspi_Ip_Transfer_S32G274A_M7" routines. It first used SPI communication and then ran LLCE_CAN. I would like to add some more information: 1. The entire process was carried out according to AN13750, with only a few differences: I used BSP42 and S32DS3.5 versions; I replaced the IPCF routines with LLCE_CAN and only configured M7_0. 2. I compiled BSP42 using Yocto and generated the.sdcard. After importing the SD card, Linux could be started. 3. I compiled the u-boot and ATF of BSP42 according to the "AN13750, 4. Prepare images for Cortex-A53 cores" section. After re-importing the.sdcard and fip.s32 into the SD card, Linux could still be started in SD mode. However, when importing the bootloader and fip.bin into the norflash, no output was obtained. 4. I burned a UART routine for the M7 core separately in the norflash, and Linux could be started and outputted. This proved that the burning tool and norflash were normal. 5. I burned the LLCE_CAN program separately in the norflash. The program did not run, and there was no CAN output. 6. I attempted to configure the EB bootloader to start A53 separately, but re-burning the norflash still did not result in any output. Thanks.
記事全体を表示
Skid-steer robot state space modelling???? Hey everyone! I'm a beginner and just started working at a decently big lab with a bunch of people and I needed to figure a few things out. We're working on a skid-steer robot. I understand the dynamic and kinematic equations mathematically, but I don't know HOW exactly to convert them into state space. (which was the requirement) My team has the CAD model and they need to extract the Inertial Mass Parameters. They're a very chaotic group and I tried asking them, but they themselves don't have it together.😭 There's no well put resource for this kinda stuff either, and I'm genuinely at a loss of how to proceed with anything meaningful. Any pointers, help, and resources are appreciated! Cheers. Re: Skid-steer robot state space modelling???? Hello @prash, Could you please, provide me the following information? -Which NXP product are you currently using? Are you working with one of our EVKs, a custom board based on NXP MCU/MPU product, or another hardware solution? -Which IDE you are using? BR Habib
記事全体を表示
Compatibility of Camera module with OX05B1S Sensor and in-built ISP with i.MX95 FRDM Hi All, Want to know if camera module with ox05b1s sensor and in-built ISP (similar to 5MP RGB-IR Global Shutter GMSL2 Camera for NVIDIA Jetson AGX Orin would be compatible with i.MX95 FRDM board). I do understand that i.MX95 only have MIPI_CSI2 port hence I need to find GMSL2 to MIPI_CSI2 converter, however my question is specifically related to compatibility of existing driver that is part of NXP Linux BSP. Will driver Camera driver of NXP Linux release directly work with this camera module? Do I need to make modification in dtb file? Any other modifications would or additional work that I need to plan for?
記事全体を表示
Whether USB serial download mode can work or not Hi Sir, In our current project, our product has only “one” “USB-C” port, running USB 2.0 High Speed. Our target application is to use this USB port as USB host role to connect USB stick or solid state drives for local recording. However, our next revision PCB circuitry is to pull up 56K Ohm to VCC_5V0 on both CC pins of USB-C, as shown below. That is, we hardwire fixed the USB port to USB host based on CC configuration definition. There is no separate Jumper / Switch / Type-C Controller(DRP(Dual Role Port) logic IC) circuitry that can switch the CC pin between host and device. Esther_Liu_0-1786180179443.png We would like to know, based on this circuitry, can i.MX8M+ USB Serial Download Mode still work? We understand when i.MX8M+ Boot ROM activates USB Serial Download mode, the port is automatically configured as a USB device(for USB Serial Download mode to work), but that should mean the chip's ROM code only controls the internal USB PHY to be device mode, it cannot override the hardware's external CC resistor states(Type-C Port role). As a result, the PC is entirely unable to enumerate the i.MX 8M Plus via USB(both cannot finish handshaking(Type-C Attach) from USB physical layer point of view), which causes the UUU programming to fail. If the above statement is correct, the USB Serial Download Mode will become inoperable before boot(i.e. will not work at all), resulting in the loss of factory production flashing and system unbricking capabilities. Is our understanding correct? Best regards Re: Whether USB serial download mode can work or not Hi @Esther_Liu  You are right, If you force CC to be a pull-up, it will remain in HOST mode, and UUU will likely malfunction. B.R
記事全体を表示
S32K324 write DFlash by FEE Hello, There is a question about S32K324 write DFlash by FEE: I plan to write approximately 50 bytes of data into the DFalsh of S32K324 using the FEE method. Since the hardware power supply on the circuit board has a backup time of around 0.743ms, I need to save the critical data within this time frame. Is it feasible to write to the DFlash using the FEE method? If it is not feasible, are there any other options? Thanks. Re: S32K324 write DFlash by FEE Hi@mmyjh_123 For a power-off backup window of 0.743 milliseconds, FEE is not safe. Even "close to 1 millisecond," the write execution time for a single Fls_MainFunction block already exceeds your available hold time. You could try using C40_Ip. Using Quad-page (1024 bits) program time, a 50-byte write would theoretically take 450 microseconds. However, within 0.743 milliseconds, any erase operation during an emergency hold is impossible; erasing an 8 KB sector could take up to 30 milliseconds. Therefore, when implementing this functionality using C40_Ip, always erase the DFLASH address to be programmed during idle periods. Furthermore, if the board can detect input voltage drops before the MCU power failure, commit operations should begin at the earliest possible threshold. Otherwise, add a large capacity capacitor/backup power to ensure the guaranteed window covers the worst-case software path and flash programming margin. The above is only a theoretical analysis; multiple real-world tests are recommended, ensuring sufficient design margins. Re: S32K324 write DFlash by FEE Ok, thanks a lot.
記事全体を表示
I.MX93 - UUU emmc/sdcard LIBUSB_ERROR_TIMEOUT Error Hi NXP Team, We are trying to flash an i.MX93 board using a .wic image file provided by our team. We have two i.MX93 boards with the same hardware revision (SCH-96411 REV_B2). On one board, we are able to successfully flash the .wic image. However, when attempting to flash the same image on the second board, we encounter an error. We have tested both: emmc_all (for eMMC flashing) sd_all (using an SD card) In both cases, the same issue occurs on the second board. We would appreciate your support in troubleshooting and resolving this issue. Please let us know if you need any additional logs, error messages, or board information. Providing both uuu command and debugProviding both uuu command and debugProviding both uuu command and debugProviding both uuu command and debug uuu supported listuuu supported listuuu supported listuuu supported list i.mx93 usb identifiedi.mx93 usb identifiedi.mx93 usb identifiedi.mx93 usb identified Re: I.MX93 - UUU emmc/sdcard LIBUSB_ERROR_TIMEOUT Error Hi, Thank you for your interest in NXP Semiconductor products, It's good to have schematic identification, I would recommend confirming i.MX 93 top marking though. Confirm that they share TOP marking. Please download latest prebuilt image release from Linux. Finally, you are trying to flash both of them in serial download and do they have any fuses blown? Regards Re: I.MX93 - UUU emmc/sdcard LIBUSB_ERROR_TIMEOUT Error Hi Please find the attached images. We noticed some changes in the IC part numbers. We also tried flashing the SD card externally and then inserting it into the i.MX93 board, but we are still encountering the same issue. Additionally, we would like to bring to your attention that an image is already present in the eMMC, and the board is able to boot successfully from it. However, when we attempt to flash a new image, we encounter errors. Please find the attached debug logs below. One observation is that the preloaded image that came with the board is showing U-Boot SPL 2025.04, whereas the image we are attempting to use shows U-Boot SPL 2024.04. We downloaded the latest Linux 6.18.20_2.0.0 (i.MX93 EVK, FRDM) release. However, we could only find the 14x14 EVK WIC image and were unable to locate an 11x11 FRDM WIC image package. Could you please confirm whether the 14x14 image is the correct one to use for our board, or if there is a separate 11x11 FRDM image available? SD Card Boot: U-Boot SPL 2024.04+gde16f4f1722+p0 (Sep 02 2024 - 10:44:35 +0000) SOC: 0xa1009300 LC: 0x2040010 PMIC: PCA9451A PMIC: Over Drive Voltage Mode DDR: 3733MTS DDR: 3733MTS M33 prepare ok eMMC Boot: U-Boot SPL 2025.04-g99518e6b6f20 (Feb 02 2026 - 05:52:54 +0000) PMIC: PCA9451A PMIC: Over Drive Voltage Mode DDR: 3733MTS found DRAM 2CS_2GB DRAM matched M33 prepare ok Normal Boot Trying to boot from BOOTROM Boot Stage: Primary boot image offset 0x8000, pagesize 0x200, ivt offset 0x0 Load image from 0x57800 by ROM_API NOTICE: TRDC init done NOTICE: BL31: v2.12.0(release):lf-6.18.2-1.0.0 NOTICE: BL31: Built : 07:53:18, Feb 10 2026 /****************************************************/ Regarding the fuse being blown, could you please let us know how we can verify whether the fuses have been programmed or blown on the board? Thank you. Issue board - imx93Issue board - imx93Issue board - imx93 Working board - imx93Working board - imx93Working board - imx93 Re: I.MX93 - UUU emmc/sdcard LIBUSB_ERROR_TIMEOUT Error I've got similar issues and per my understanding, the Chinese manufacturer who is behind FRDM series changed DDR RAM IC. This requires re-training DDR and update to u-boot, which was done for the board software, committed to nxp's u-boot repo, but the BSPs, Yocto layers and binary images on web site wasn't updated. Basically newer boards work with built-in u-boot only, everything your developers build with BSPs (and u-boot from 2024) will not even start due to invalid ddr configuration. You could confirm this issue by booting from board's u-boot, stop it using keyboard and then manually load your custom linux kernel and DT from the SD card.
記事全体を表示
To simulate full load condition on the imx95lpddr5 evk How to simulate the full-load operating condition on the i.MX95 LPDDR5 EVK board. Is there any image available or pre-compiled application for this? I am using linux multimedia image. Re: To simulate full load condition on the imx95lpddr5 evk Hello, You can use this application note as reference: https://www.nxp.com/docs/en/application-note/AN14449.pdf There are different use case scenarios to reach high CPU load testing. I suggest you take a look in: CA55 CoreMark eIQ Benchmark (GPU) eIQ Benchmark (NPU) Best regards. 
記事全体を表示
Support for mobile SDRAM (1V8) on RT1171CVM8B We are investigating the use of RT1171CVM8B on a new product. Does this i.MX RT family member support mobile (low power, 1.8V) SDRAM? It is not immediately clear from the datasheet, reference manual and available application notes and schematics that it does; it is inferred by the port drivers being specified for both 1V8 and 3V3 (NVCC_EMC1,2). It is also inferred from similar questions and answers in the affirmative for the i.MX RT1060 and RT1050. I would like to avoid a gotcha where some obscure part of the EMC or SDRAM interface fails with 1V8 parts;  Otherwise, why is it not clearly listed in the datasheet!? Kind regards, George Tzanatos. Re: Support for mobile SDRAM (1V8) on RT1171CVM8B Dear @georgetzanatos , The RT1171 does support Mobile SDRAM (low-power 1.8 V SDRAM). We agree that the current documentation does not state this explicitly. In the datasheet and reference manual, the memory protocol support and I/O voltage modes are described separately rather than being combined into a single "Mobile SDRAM support" statement. I understand your concern. Please feel free to use Mobile SDRAM on the RT1171. The key requirement is to configure the relevant NVCC_EMC1/2 power domains for 1.8V operation to match the SDRAM I/O voltage level.   Best Regards, Shelly
記事全体を表示
MC9S08QG8 COMPILER, how do i get the c compiler for this chip well, i have a product developed with a MC9S08QG8 chip. i need to make some c code changes. i am using windows11. What software product do i use to generate the debugger for the chip. I am using a Wiztronics interface board from the pc usb port to the chip in my product. i have tried 8 different software packages, and none of them have the final debugger working. What softwage package do u suggest to use for debugging.  I am lost in ur devlopment center . Re: MC9S08QG8 COMPILER, how do i get the c compiler for this chip Hello The CodeWarrior tool version 11.1, is supported in windows 11, this tool supports different connections [P&E USB Multilink Universal / USB Multilink, P&E Cyclone, Open Source BDM, P&E Full chip simulation] You can download the tool from this link: CodeWarrior® for MCUs (Eclipse IDE) v11.1 I look for the MC9S08QG8 device and is available in this version. Best Regards, Luis
記事全体を表示
FRDM-MCX N947 and OV5640 Camera I am currently porting a camera streaming pipeline (previously working on ESP32-S3) to the FRDM-MCXN947. The target resolution is 1080p capturing from an OV5640 camera module, processing via MCXN947 hardware accelerators, and streaming over SPI to an ESP32-C5 for Wi-Fi transmission. Hardware Pipeline: OV5640 Camera (DVP 8-bit) -> MCXN947 (FlexIO / SmartDMA) -> External PSRAM -> SPI -> ESP32-C5 -> Wi-Fi Current Progress & Setup SCCB / I2C Control: Fully functional. Camera register read/write operations succeed, and initialization passes. SmartDMA Baseline: Tested the stock NXP SDK SmartDMA examples for the OV7670 (using internal SRAM), which works as expected. Goal: Expand this to 1080p resolution using the OV5640 with external PSRAM buffering and FlexIO capture. Issue 1: FlexIO Pin Remapping & Invalid Data on D4/D5 When attempting 8-bit parallel capture via FlexIO, data lines D4 and D5 fail to read valid pixel data, while lines D0-D3, D6, and D7 behave correctly. Initial Pin Mapping: D0-D3: P1_4, P1_5, P1_6, P1_7 D4-D5: P3_4, P3_5 (Problematic: No valid pixel data) D6-D7: P1_10, P1_11 Control: VSYNC -> P1_18, HREF -> P1_19, XCLK -> P2_2 SCCB: SCL -> P3_2, SDA -> P3_3 Troubleshooting Attempted: I attempted remapping D4 and D5 to alternative pins and updated the corresponding FlexIO and Pin Mux configurations: Remapped D4: P2_8 Remapped D5: P2_9 Even with this remapping, D4 and D5 still do not capture valid data. Issue 2: SmartDMA Routing to External PSRAM for 1080p Because 1080p frame buffers exceed internal SRAM capacity, frames must be buffered into external PSRAM in real time. I am seeking best practices and configuration steps to configure SmartDMA to route incoming FlexIO camera data directly to external PSRAM without CPU intervention or frame tearing. Any insights, pin mapping suggestions, or reference code would be greatly appreciated! Board Design Communication & Control(I3C | I2C | SPI | FlexCAN | Ethernet | FlexIO) MCXN Re: FRDM-MCX N947 and OV5640 Camera Hi @DocMonster7  We have verified the official SDK example frdmmcxn947_smartdma_camera_flexio_mculcd_cm33_core0 on the FRDM-MCXN947 board with an OV7670 camera connected through the J9 camera interface. In this reference design, CAMERA_D4 and CAMERA_D5 are mapped to P3_4 and P3_5 respectively, and image capture works correctly. Based on this validation, P3_4 and P3_5 appear to be functioning correctly as camera data inputs. Therefore, the issue is unlikely to be caused by a limitation of these MCU pins themselves. We would recommend further checking the OV5640 hardware connections, signal integrity, pin mux configuration, and any modifications made to the original SmartDMA camera capture implementation. Harry_Zhang_0-1786329719002.pngHarry_Zhang_0-1786329719002.pngHarry_Zhang_0-1786329719002.png BR Harry Re: FRDM-MCX N947 and OV5640 Camera Hi Harry, Thank you for verifying the SmartDMA OV7670 SDK example on J9. That clarifies the distinction. The reason for the discrepancy is the capture peripheral being used SmartDMA (EZH Engine): Directly samples GPIOs/EZH ports (where P3_4 and P3_5 on J9 function properly as EZH_LCD_D4/D5). FlexIO Parallel Engine (fsl_flexio_camera): Requires 8 contiguous FlexIO shifter data pins (FLEXIO0_D12 through FLEXIO0_D19). On the FRDM-MCXN947, P3_4 and P3_5 on J9 do not have FlexIO pin muxing. To get contiguous FlexIO D16/D17 lines, they must be routed to P3_8 (TP16) and P3_9 (TP15). When routing D4 to P3_8 (TP16) for FlexIO capture, we encountered active hardware contention on P3_8 (an active-drive GPIO test clamped at ~0.15V - 1.3V) because P3_8 is shared with the onboard QSPI Flash (U8 Winbond W25Q64, FlexSPI0_A_DATA0). Re: FRDM-MCX N947 and OV5640 Camera Hi @DocMonster7  Thanks for your sharing. If you do not have further question, please accept it as solution. BR Harry
記事全体を表示
IMX8MP linux uboot need to be set up with the default environment + extra variables IMX8MP linux uboot need to set up the default environmnet + few more variables after the flashing the bootloader via uuu. Use case: The IMX8MP SoM comes with default uboot from vendor. So for the first time writing need to flash the new uboot image, we set it to the default environment and set few more board specific environment variables on the factory process. So when I'm using the command, uuu -b emmc_all bl-imx8mp.bin image.wic.zst its using the builtin script uuu_version 1.4.149 # @_flash.bin | bootloader, which can extract from wic image # @_image [_flash.bin] | wic image burn to emmc. # This command will be run when i.MX6/7 i.MX8MM, i.MX8MQ SDP: boot -f bl-imx8mp.bin -scanlimited 0x800000 # This command will be run when ROM support stream mode # i.MX8QXP, i.MX8QM SDPS: boot -scanterm -f bl-imx8mp.bin -scanlimited 0x800000 # These commands will be run when use SPL and will be skipped if no spl # SDPU will be deprecated. please use SDPV instead of SDPU # { SDPU: delay 1000 SDPU: write -f bl-imx8mp.bin -offset 0x57c00 SDPU: jump -scanlimited 0x800000 # } # These commands will be run when use SPL and will be skipped if no spl # if (SPL support SDPV) # { SDPV: delay 1000 SDPV: write -f bl-raptor-imx8mp.bin -skipspl -scanterm -scanlimited 0x800000 SDPV: jump -scanlimited 0x800000 # } FB: ucmd setenv fastboot_dev mmc FB: ucmd setenv mmcdev ${emmc_dev} FB: ucmd mmc dev ${emmc_dev} FB: flash -raw2sparse all image.wic.zst/* FB: flash -scanterm -scanlimited 0x800000 bootloader bl-imx8mp.bin FB: ucmd if env exists emmc_ack; then ; else setenv emmc_ack 0; fi; FB: ucmd mmc partconf ${emmc_dev} ${emmc_ack} 1 0 FB: done So my requirement is Flash the bootloader + rootfs / image Reset to defaults. Add new variables. Reboot with proper working new bootloader with expected env. But now its first flashing the rootfs and then the new bootloader. So when I executed env default -f -a, after it, it causes the default of environment of old bootloader in the SoM board. When it resetted, it starts then with new bootloader but with old defaults from old bootloader. Is there any suggestion to solve this issue? Re: IMX8MP linux uboot need to be set up with the default environment + extra variables Hello @jake4  Hope you are doing very well. You can try making your own custom script and add the below: FB: ucmd env default -f -a Example of complete script: uuu_version 1.4.149 SDP: boot -f bl-imx8mp.bin -scanlimited 0x800000 SDPS: boot -scanterm -f bl-imx8mp.bin -scanlimited 0x800000 SDPU: delay 1000 SDPU: write -f bl-imx8mp.bin -offset 0x57c00 SDPU: jump -scanlimited 0x800000 SDPV: delay 1000 SDPV: write -f bl-imx8mp.bin -skipspl -scanterm -scanlimited 0x800000 SDPV: jump -scanlimited 0x800000 FB: ucmd setenv fastboot_dev mmc FB: ucmd setenv mmcdev ${emmc_dev} FB: ucmd mmc dev ${emmc_dev} FB: flash -raw2sparse all image.wic.zst/* FB: flash -scanterm -scanlimited 0x800000 bootloader bl-imx8mp.bin FB: ucmd if env exists emmc_ack; then ; else setenv emmc_ack 0; fi; FB: ucmd mmc partconf ${emmc_dev} ${emmc_ack} 1 0 FB: ucmd env default -f -a FB: ucmd setenv board_version "1.0" FB: ucmd setenv my_custom_var "value" FB: ucmd saveenv FB: ucmd reset FB: done Best regards, Salas. Re: IMX8MP linux uboot need to be set up with the default environment + extra variables Hi @Manuel_Salas , We would have only eth fastboot enabled in the uboot , so we cant use the boot switch of SDP. Can you please let me know if there is a option with only the fastboot command. Thanks
記事全体を表示
How use adjust SOI -EOI with use MC33 PT2000 IC just as topic, we need the help which can esstablished whole process , which use PT2000 to apply fule injection SOI -EOI measurement  H-Bridge Driver Small Engine Driver Solenoid Controller Re: How use adjust SOI -EOI with use MC33 PT2000 IC appreciated! Re: How use adjust SOI -EOI with use MC33 PT2000 IC Dear Kaijinbin,  there is an PT2000 end of injection detection application note available to download from the PT2000 product page, with a valid NDA.  JozefKozon_0-1786079976443.png If you don't have an NDA yet and you would like to sign one, please create a new ticket here and our representative for NDA matters will help you with the process.  Additionally please download the PT2000SWUG and PT2000-IDEUG from the FRDMPKPT2000EVM product page. You can download the PT2000 Developer Studio IDE and Software Files for Peak and Hold and DCDC software from the same page. You can then test the software example on the FRDMPKPT2000EVM Evaluation Board.  JozefKozon_1-1786080423866.png With Best Regards, Jozef
記事全体を表示
Detail about S32K338 Good morning, I need to know if the S32K388 microcontroller has three independent cores, like the K324 (which has two), and if two of these cores can also be used in Lockstep. If I want one single core + one Lockstep core, should I use the K358? Thanks Re: Detail about S32K338 Hello @gianpiero_lenta , Lockstep operation is not a software-configurable feature that can be enabled between two independent cores. Instead, Lockstep is a dedicated hardware configuration implemented in specific S32K3 derivatives. Therefore, if your application requires one independent Cortex-M7 core together with a Lockstep Cortex-M7 pair, I recommend using the S32K358, which is designed with this hardware configuration. Best regards, Pavel
記事全体を表示
rt1189 Boot Flow 1. As shown in the figure, does the "Authenticate Image" process verify the hash value during the SHA-512 hashing stage?  yanyanwang_0-1786097643048.png 2. If I set the hash value, will the BootROM verify the image integrity? And if the BootROM verification fails, will it enter recovery mode? Re: rt1189 Boot Flow 1. Is hash verification enabled only when the signature authentication feature is enabled? How can hash verification be enabled independently? How can the device be transitioned into the OEM_CLOSED lifecycle state? 2. I will enable the Recovery Boot fuse. 3. My goal is to use an unencrypted image. The Boot ROM should calculate and verify the image hash. If the hash verification fails, the Boot ROM should enter the recovery boot flow and boot the recovery image from the LPSPI NOR Flash. Re: rt1189 Boot Flow Hi @yanyanwang , A1: Yes. RT1180 uses AHAB with two authentication layers: Signature layer: ECDSA (SHA-256 / SHA-384) verifies the Container header and image array entry (which stores each image's Hash). Hash layer: The ROM re-computes the digest of the loaded image body and compares it against the Hash stored in the image array entry. The SHA hashing stage in your figure is exactly this mandatory integrity check, which does verify the hash value. A2:The ROM always computes and compares the hash, but whether a failure is enforced depends on the device life cycle: the out-of-fab default is the Open configuration, where authentication runs but all authentication errors are ignored and the image still executes. Only after the device is moved to OEM_CLOSED will a hash mismatch actually block boot. Whether it enters recovery depends on the Recovery Boot fuse. if enabled, a primary-boot authentication failure triggers a re-load and re-authentication from the recovery device; if not enabled, the flow falls through to Serial Downloader / Fatal Mode / reset loop. Best regards, Gavin Re: rt1189 Boot Flow yanyanwang_0-1786444750281.png yanyanwang_1-1786444764361.png As shown in the figure above, if I only sign the image and do not encrypt it, will it be able to go through the bootrom verification flow? Additionally, with oem_close enabled, will it still be able to enter the bootrom verification flow?     Re: rt1189 Boot Flow Please find answers to your two questions below: 1. Can a signed-only (non-encrypted) image go through the BootROM verification flow? Yes. In the RT1180 AHAB, signing (authentication) is the mandatory part of secure boot, ensuring image authenticity and integrity, while encryption (OTFAD/IEE) is an independent, optional anti-cloning feature and is NOT a prerequisite for verification. Therefore, a signed-only image will go through the full AHAB signature verification flow normally, this is also the standard approach in NXP's official SPSDK rt118x_secure_boot example. 2. With oem_close (OEM_CLOSED) enabled, will it still enter the verification flow? Yes, and verification becomes mandatory. Recommendation: Before performing oem_close, please program the signed image in the OEM_OPEN state first and confirm it boots successfully with no ELE events, then close the device (SRKH is irreversible once fused) to avoid bricking the part. (Please refer to: i.MX RT1180 Security Reference Manual. After signing the NDA through your company account, submit a request to the online technic sales representative.) Re: rt1189 Boot Flow Using the two demos, multicore_trigger and cm7_helloworld, I did not enable ECC for the CM7 ITCM. I used the SPT tool to merge the CM33 image and the CM7 image, which is intended to run from memory, into a single image, and then programmed the merged image into NOR Flash through UART. However, the boot process failed. According to the manual, a container can contain up to 8 OEM image entries. In my test, I only included two images: one CM33 image and one CM7 image. CM7 ITCM ECC was not enabled. Neither the CM33 nor the CM7 image started. However, when I checked the container header, I found that only the CM33 image was present. The CM33 image itself can boot normally without any issues when used alone. I would like to understand why the CM7 image was not included or processed as expected, and whether the lack of CM7 ITCM ECC configuration affects how Boot ROM processes the CM7 image. Question 2: If I merge 8 CM7 images and 1 CM33 image into a single container, what will the Boot ROM do during the startup process? Since there is only one CM7 core, how does Boot ROM determine which CM7 image should be booted? If all 8 image entries are CM7 images, will Boot ROM load all 8 images, select only one image, or leave the selection to the CM33 application? How does Boot ROM identify and process multiple CM7 image entries in the same container? Is there a priority, image index, Core ID, load address, entry point, or another mechanism used to determine which CM7 image is executed? I would also like to understand the exact Boot ROM behavior when CM7 ITCM ECC is enabled and when it is not enabled. When CM7 ITCM ECC is enabled, does Boot ROM initialize the CM7 ITCM ECC memory, copy the CM7 image from NOR Flash into CM7 ITCM, and then release CM7 from reset? Or does Boot ROM only load the CM7 image, while the CM33 application is responsible for releasing CM7 from reset and starting it? When CM7 ITCM ECC is not enabled, what does Boot ROM do when it encounters a CM7 image whose load address is in CM7 ITCM? Does Boot ROM skip the CM7 image, fail to load it, leave CM7 in reset, or cause the entire container boot process to fail? In particular, I would like to clarify whether the following container is supported: Image 0: CM33 Image 1: CM7 Image 2: CM7 Image 3: CM7 Image 4: CM7 Image 5: CM7 Image 6: CM7 Image 7: CM7 Image 8: CM7 If it is supported, what exactly happens to these 8 CM7 images during Boot ROM startup, and which component is responsible for selecting the CM7 image that will actually execute? Finally, I would like to clarify whether the maximum of 8 OEM image entries means that the container can simply store 8 different images, or whether Boot ROM also provides a mechanism to select and boot a specific image for a given core.
記事全体を表示
关于FS2613芯片的选型 FS2613系列芯片功能是比较强大的,各个电源轨的数值和时序是可以编辑的。但我们没有太多软件开发的精力,也尽量不想自行OTP。请问有没有哪个型号,出厂的默认配置就是适配S32K358的?比如下图? Rio_Lee_0-1786090969347.pngRio_Lee_0-1786090969347.pngRio_Lee_0-1786090969347.png Re: 关于FS2613芯片的选型 看附件 Re: 关于FS2613芯片的选型 嗯嗯,请问对于MFS2633AMDB2AD型号,默认上电后,以下各通道的输出电压分别是多少? VCORE、LDO1、LDO2、VREF、VBST;TRK1与TRK2跟随来源是哪里? Re: 关于FS2613芯片的选型 MFS2633AMDB2AD Search | NXP Semiconductors 你可以选择这个! Re: 关于FS2613芯片的选型 MFS2633AMDB2AD已停产,同等参数,我应该替换成:MFS2633HMDB2AD,对吧? Re: 关于FS2613芯片的选型 是的! Re: 关于FS2613芯片的选型 请问该芯片的PIN.17 FCCU1与PIN.18 FCCU2是如何使用的?两个Pin脚的输入值会构成真值表,引发芯片的不同保护措施? Re: 关于FS2613芯片的选型 新的问题请提交新的ticket多谢! Re: 关于FS2613芯片的选型 请问出厂的默认配置在适配S32K358的基础上,LDO1、LDO2、TRK1、TRK2都是3.3V的型号? Re: 关于FS2613芯片的选型 guoweisun_0-1787644183604.pngguoweisun_0-1787644183604.png 有两个适配K35X的都不是您想要的LDO1、LDO2、TRK1、TRK2都是3.3V 新问题可以提交新的ticket最好用公司的邮箱
記事全体を表示
iMX8 Nano Kernel updation from 5.15 to 6.18 Hi  While porting the kernel from 5.15 to 6.18 for the A53 core. facing an issue with rpmsg.  # dmesg -T | grep -Ei 'rpmsg|rproc' [Tue Oct 8 15:42:28 2024] imx rpmsg driver is registered. [Tue Oct 8 15:42:29 2024] imx-rproc imx8mn-cm7: error -ENOENT: Failed to enable clock [Tue Oct 8 15:42:29 2024] imx-rproc imx8mn-cm7: probe with driver imx-rproc failed with error -2 [Tue Oct 8 15:42:29 2024] remoteproc remoteproc0: releasing imx-rproc I am getting this error.When i searched this error online i was asked to add dummy clock in the dts as below  imx8mn-cm7 {     compatible = "fsl,imx8mn-cm7";     rsc-da = <0xb8000000>;     clocks = <&clk IMX8MN_CLK_DUMMY>;     mbox-names = "tx", "rx", "rxdb";     mboxes = <μ 0 1                                    μ 1 1                                    μ 3 1>;     memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>, <&rsc_table>;     status = "okay";   } Could u please let me is this the only the change required. What is the reason for this change. Regards Yadunath R Re: iMX8 Nano Kernel updation from 5.15 to 6.18 No — I would not treat clocks = <&clk IMX8MN_CLK_DUMMY>; as the only required change. It may be enough to get past the immediate -ENOENT: Failed to enable clock probe failure, but for i.MX8M Nano the important requirement is that the Cortex-M7 root clock must remain enabled when Linux loads/starts the M7 firmware. Reason: The imx-rproc node is expected to have a clock entry; AN5317 shows the i.MX8M remoteproc DTS node with compatible = "fsl,imx8mn-cm7" and a clocks = <...> property, plus mailbox and memory-region entries. Your error means the kernel 6.18 imx-rproc driver tried to get/enable the clock from that node and the clock lookup failed with -ENOENT , so probe aborted before remoteproc0 stayed registered. NXP’s AMP guidance says: “For i.MX 8M platforms, the root clock for M7/M4 must be kept always enabled by Linux to load the firmware code and start Cortex M7/M4.” It also says NXP Linux BSP keeps this root clock enabled when the M core is started from U-Boot; otherwise, if the M core is first started from Linux boot, drivers/clk/imx/clk-composite-8m.c must be updated to skip gate registration for the M core clock. So the change has two possible meanings: Dummy clock as compatibility workaround If kernel 6.18 imx-rproc requires a clocks property but the real M7 clock is intentionally not controlled through common clock framework, adding IMX8MN_CLK_DUMMY can satisfy the driver’s clock handle requirement and avoid -ENOENT . Real clock-control fix If Linux is actually responsible for loading/starting the M7, a dummy clock alone may hide the probe error but not guarantee the M7 clock is enabled. In that case you must ensure the M7/M4 root clock is kept on, either by the NXP BSP clock-driver handling or by the clk-composite-8m.c change described in AN5317. Also verify the rest of the remoteproc/rpmsg DTS, not only the clock line: imx8mn-cm7 {         compatible = "fsl,imx8mn-cm7";         rsc-da = <...>;         clocks = <&clk IMX8MN_CLK_DUMMY>;   /* or the correct M7 clock used by your BSP */         mbox-names = "tx", "rx", "rxdb";         mboxes = <μ 0 1>, <μ 1 1>, <μ 3 1>;         memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>, <&rsc_table>;         status = "okay"; }; The memory-region list is important because AN5317 states that this property must contain the memory sections used by the firmware ELF so remoteproc can reload it from sysfs. Recommended check path: If you start M7 from U-Boot , use the NXP flow such as prepare_mcore / bootaux , then boot Linux; AN5317 says this is the path where the BSP keeps the M core root clock enabled. If you start M7 from Linux remoteproc , confirm your 6.18 clock driver includes the NXP handling to keep the M core root clock always enabled; otherwise the dummy clock may only fix probe, not runtime start/load. Compare your DTS against the NXP imx8mn-*-rpmsg.dts for the same BSP release, especially clocks , mboxes , rsc-da , and reserved-memory layout. The dummy clock explains the immediate -ENOENT probe failure, but the real design requirement is to keep the i.MX8MN M7 root clock enabled; whether DTS alone is sufficient depends on whether your 6.18 BSP clock driver already preserves that clock.
記事全体を表示