Design Strategy for Complementary PWM Generation for motor driver Using eMIOS and LCU on S32K344

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Design Strategy for Complementary PWM Generation for motor driver Using eMIOS and LCU on S32K344

727 Views
Ayaz
Contributor IV

Design Objective

I am developing a motor control system using the S32K344 microcontroller. The system is designed to control a motor driver via PWM signals applied to both IN1 and IN2 , enabling control of both the direction and speed of the motor. A key requirement is to ensure that current feedback (motor current) is sampled by the ADC only during the ON period of the PWM cycle on both IN1 and IN2.

My Questions

1- Is OPWMCB Mode the Most Suitable Option for PWM Generation?

I am considering using the eMIOS module in OPWMCB (Output Pulse Width Modulation Center-Aligned Buffered) mode to generate complementary PWM signals with built-in dead-time insertion. This approach appears well-suited for driving both IN1 and IN2 in a synchronized and safe manner.

2- Can eMIOS alone generate complementary PWM signals without LCU intervention?

My understanding is that a single eMIOS channel in OPWMCB mode (specifically EMIOS_PWM_IP_MODE_OPWMCB_TRAIL_EDGE) can generate both the primary and complementary PWM signals, and that the same channel can be used to trigger ADC conversion at the center of the PWM cycle to obtain current feedback.

I would like to confirm how this can be achieved in practice. I have attempted to implement this, but it is not functioning as expected. I have attached my project for review.

3- Is it only possible to generate complementary PWM using the LCU?
If eMIOS cannot generate complementary PWM signals independently, is the LCU required to implement this functionality?

4- Using eMIOS for Independent PWM Channels
As an alternative, I am also considering using two separate eMIOS channels to generate independent PWM signals for IN1 and IN2. However, I would like to understand how to synchronize these channels effectively to avoid timing mismatches or shoot-through conditions. Since both channels would share the same period and time base, would that be sufficient?

4- Most Important Requirement: Triggering ADC Conversion at the Center of OPWMCB?

I would like to use the same PWM signal for both IN1 and IN2 to trigger the ADC for sampling current feedback during the ON period of the PWM cycle.

  • How can this be achieved?
  • Which PWM mode is best suited for this purpose?
  • Can this be done using eMIOS OPWMCB mode, or is another configuration more appropriate?
Tags (1)
0 Kudos
Reply
3 Replies

694 Views
_Leo_
NXP TechSupport
NXP TechSupport

Thank you for your interest in our products and for contributing to our community.

Regarding your questions:

1. They are various ways to archive complementary PWM outputs with dead-time insertion using eMIOS (with or without LCU), the OPWMCB mode is one of this ways.
2. Without LCU you need two eMIOS channels in OPWMCB mode for complementary outputs using the polarity parameter, and a third one for ADC triggering.
3. From my opinion, eMIOS->TRGMUX->LCU is the best way for complementary outputs, because you only need one eMIOS channels instead, which means that you only have to update the duty cycle to one channel.
4. Synchronization is only achievable for channels that share the same time base.
5. Triggering support is available via flag generation, for the OPWMB, DAOC, OPWMCB, and OPWFMB modes is on rising and/or falling edges. The OPWMT mode is the most flexible for this feature, which allows trigger at any moment of the period time, using Trigger parameter.

My suggestion is to use eMIOS(OPWMB)->TRGMUX->LCU for complementary PWM outputs with dead-time insertion and OPWMT for ADC triggering, both eMIOS channels (OPWMB and OPWMT) sharing the same time base.

For more details, please refer to the following knowledge base post:

Additionally, please check 6.6. PWM design considerations section of the following post, which deeps into supported features across PWM modes:

I hope this information is helpful.

0 Kudos
Reply

650 Views
Ayaz
Contributor IV

I would like to avoid using the LCU.

My goal is to configure two eMIOS PWM channels in OPWMCB mode to control IN1 and IN2 for speed and direction control at 40 kHz (25 µs period).

Additionally, I want to configure a third eMIOS PWM channel in OPWMT mode, offset by 12.5 µs, to consistently trigger ADC sampling at the midpoint of the IN1/IN2 PWM period.

However, the timebase for the eMIOS channels used for IN1 and IN2 cannot be shared with the eMIOS channel used for ADC triggering, since they operate in different modes (OPWMCB vs OPWMT).

My questions are:

  • If all the timebases are configured within the same eMIOS instance, can they still be synchronized?
  • Is synchronization only possible by enabling the Global Time Base (GTB) in MCL?
  • My main goal is to ensure that the ADC samples once per PWM period, precisely when either IN1 or IN2 is active.

How can I achieve this design, or do you have any alternative suggestions?

0 Kudos
Reply

602 Views
_Leo_
NXP TechSupport
NXP TechSupport

Use OPWMCB mode for complementary (center-aligned) PWM outputs and OPWMT for trigger at half the time high is not possible for the following reasons:

  • Triggering support is only available via flag generation.
  • Synchronization is only achievable for channels that share the same time base.
    • The OPWMCB mode needs to be clocking by another eMIOS channel (MCL driver) in MCB_UP_DOWN_COUNTER, as time base.
    • The OPWMT mode needs to be clocking by another eMIOS channel (MCL driver) in MC_UP_COUNTER or MCB_UP_COUNTER, as time base.

Instead trigger at half the time high with OPWMT, it can be triggered by the MCB mode in UP/DOWN Counter, like the approach in [RTD400 LLD]K344 Center Aligned PWM Trigger ADC BCTU.

But consider following limitations:

  • For OPWMCB mode: it can be only implemented eMIOS channels type G (eMIOS0: ch1-7).
  • For MCB mode in UP/DOWN Counter: It has 2 flags, not only at the center.

_Leo__0-1758309438002.png

For my part, I continue to recommend my previous suggestion.

Have a nice day!

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2170567%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EDesign%20Strategy%20for%20Complementary%20PWM%20Generation%20for%20motor%20driver%20Using%20eMIOS%20and%20LCU%20on%20S32K344%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2170567%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CH3%20id%3D%22toc-hId-1975522879%22%20id%3D%22toc-hId-1999684365%22%3E%3CSTRONG%3EDesign%20Objective%3C%2FSTRONG%3E%3C%2FH3%3E%3CP%3EI%20am%20developing%20a%20motor%20control%20system%20using%20the%20%3CSTRONG%3ES32K344%20microcontroller%3C%2FSTRONG%3E.%20The%20system%20is%20designed%20to%20control%20a%20%3CSTRONG%3Emotor%20driver%3C%2FSTRONG%3E%20via%20%3CSTRONG%3EPWM%20signals%20applied%20to%20both%20IN1%20and%20IN2%20%3C%2FSTRONG%3E%2C%20enabling%20control%20of%20both%20the%20%3CSTRONG%3Edirection%20and%20speed%3C%2FSTRONG%3E%20of%20the%20motor.%20A%20key%20requirement%20is%20to%20ensure%20that%20%3CSTRONG%3Ecurrent%20feedback%20(motor%20current)%3C%2FSTRONG%3E%20is%20sampled%20by%20the%20%3CSTRONG%3EADC%20only%20during%20the%20ON%20period%3C%2FSTRONG%3E%20of%20the%20PWM%20cycle%20on%20both%20IN1%20and%20IN2.%3C%2FP%3E%3CH3%20id%3D%22toc-hId-168068416%22%20id%3D%22toc-hId-192229902%22%3E%3CSTRONG%3EMy%20Questions%3CBR%20%2F%3E%3CBR%20%2F%3E%3C%2FSTRONG%3E%3C%2FH3%3E%3CP%3E%3CSTRONG%3E1-%20Is%20OPWMCB%20Mode%20the%20Most%20Suitable%20Option%20for%20PWM%20Generation%3F%3C%2FSTRONG%3E%3C%2FP%3E%3CP%3EI%20am%20considering%20using%20the%20%3CSTRONG%3EeMIOS%20module%20in%20OPWMCB%20(Output%20Pulse%20Width%20Modulation%20Center-Aligned%20Buffered)%20mode%3C%2FSTRONG%3E%20to%20generate%20%3CSTRONG%3Ecomplementary%20PWM%20signals%3C%2FSTRONG%3E%20with%20%3CSTRONG%3Ebuilt-in%20dead-time%20insertion%3C%2FSTRONG%3E.%20This%20approach%20appears%20well-suited%20for%20driving%20both%20IN1%20and%20IN2%20in%20a%20synchronized%20and%20safe%20manner.%3C%2FP%3E%3CP%3E%3CSTRONG%3E2-%20Can%20eMIOS%20alone%20generate%20complementary%20PWM%20signals%20without%20LCU%20intervention%3F%3C%2FSTRONG%3E%3C%2FP%3E%3CP%3EMy%20understanding%20is%20that%20a%20single%20eMIOS%20channel%20in%20%3CSTRONG%3EOPWMCB%20mode%3C%2FSTRONG%3E%20(specifically%20EMIOS_PWM_IP_MODE_OPWMCB_TRAIL_EDGE)%20can%20generate%20both%20the%20%3CSTRONG%3Eprimary%20and%20complementary%20PWM%20signals%3C%2FSTRONG%3E%2C%20and%20that%20the%20same%20channel%20can%20be%20used%20to%20%3CSTRONG%3Etrigger%20ADC%20conversion%20at%20the%20center%3C%2FSTRONG%3E%20of%20the%20PWM%20cycle%20to%20obtain%20current%20feedback.%3C%2FP%3E%3CP%3EI%20would%20like%20to%20confirm%20how%20this%20can%20be%20achieved%20in%20practice.%20I%20have%20attempted%20to%20implement%20this%2C%20but%20it%20is%20not%20functioning%20as%20expected.%20I%20have%20attached%20my%20project%20for%20review.%3C%2FP%3E%3CP%3E%3CSTRONG%3E3-%20Is%20it%20only%20possible%20to%20generate%20complementary%20PWM%20using%20the%20LCU%3F%3C%2FSTRONG%3E%3CBR%20%2F%3EIf%20eMIOS%20cannot%20generate%20complementary%20PWM%20signals%20independently%2C%20is%20the%20%3CSTRONG%3ELCU%20required%3C%2FSTRONG%3E%20to%20implement%20this%20functionality%3F%3C%2FP%3E%3CP%3E%3CSTRONG%3E4-%20Using%20eMIOS%20for%20Independent%20PWM%20Channels%3C%2FSTRONG%3E%3CBR%20%2F%3EAs%20an%20alternative%2C%20I%20am%20also%20considering%20using%20%3CSTRONG%3Etwo%20separate%20eMIOS%20channels%3C%2FSTRONG%3E%20to%20generate%20independent%20PWM%20signals%20for%20IN1%20and%20IN2.%20However%2C%20I%20would%20like%20to%20understand%20how%20to%20%3CSTRONG%3Esynchronize%20these%20channels%20effectively%3C%2FSTRONG%3E%20to%20avoid%20timing%20mismatches%20or%20shoot-through%20conditions.%20Since%20both%20channels%20would%20share%20the%20%3CSTRONG%3Esame%20period%20and%20time%20base%3C%2FSTRONG%3E%2C%20would%20that%20be%20sufficient%3F%3C%2FP%3E%3CP%3E%3CSTRONG%3E4-%26nbsp%3BMost%20Important%20Requirement%3A%20Triggering%20ADC%20Conversion%20at%20the%20Center%20of%20OPWMCB%3F%3C%2FSTRONG%3E%3C%2FP%3E%3CP%3EI%20would%20like%20to%20use%20the%20same%20PWM%20signal%20for%20both%20IN1%20and%20IN2%20to%20%3CSTRONG%3Etrigger%20the%20ADC%20for%20sampling%20current%20feedback%20during%20the%20ON%20period%3C%2FSTRONG%3E%20of%20the%20PWM%20cycle.%3C%2FP%3E%3CUL%3E%3CLI%3EHow%20can%20this%20be%20achieved%3F%3C%2FLI%3E%3CLI%3EWhich%20PWM%20mode%20is%20best%20suited%20for%20this%20purpose%3F%3C%2FLI%3E%3CLI%3ECan%20this%20be%20done%20using%20%3CSTRONG%3EeMIOS%20OPWMCB%20mode%3C%2FSTRONG%3E%2C%20or%20is%20another%20configuration%20more%20appropriate%3F%3C%2FLI%3E%3C%2FUL%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2172950%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Design%20Strategy%20for%20Complementary%20PWM%20Generation%20for%20motor%20driver%20Using%20eMIOS%20and%20LCU%20on%20S32K344%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2172950%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EUse%20OPWMCB%20mode%20for%20complementary%20(center-aligned)%20PWM%20outputs%20and%20OPWMT%20for%20trigger%20at%20half%20the%20time%20high%20is%20not%20possible%20for%20the%20following%20reasons%3A%3C%2FP%3E%0A%3CUL%3E%0A%3CLI%3ETriggering%20support%20is%20only%20available%20via%20flag%20generation.%3C%2FLI%3E%0A%3CLI%3ESynchronization%20is%20only%20achievable%20for%20channels%20that%20share%20the%20same%20time%20base.%0A%3CUL%20class%3D%22lia-list-style-type-circle%22%3E%0A%3CLI%3EThe%20OPWMCB%20mode%20needs%20to%20be%20clocking%20by%20another%20eMIOS%20channel%20(MCL%20driver)%20in%20MCB_UP_DOWN_COUNTER%2C%20as%20time%20base.%3C%2FLI%3E%0A%3CLI%3EThe%20OPWMT%20mode%20needs%20to%20be%20clocking%20by%20another%20eMIOS%20channel%20(MCL%20driver)%20in%20MC_UP_COUNTER%20or%20MCB_UP_COUNTER%2C%20as%20time%20base.%3C%2FLI%3E%0A%3C%2FUL%3E%0A%3C%2FLI%3E%0A%3C%2FUL%3E%0A%3CP%3EInstead%20trigger%20at%20half%20the%20time%20high%20with%20OPWMT%2C%20it%20can%20be%20triggered%20by%20the%20MCB%20mode%20in%20UP%2FDOWN%20Counter%2C%20like%20the%20approach%20in%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32K-Knowledge-Base%2FRTD400-LLD-K344-Center-Aligned-PWM-Trigger-ADC-BCTU%2Fta-p%2F2034211%22%20target%3D%22_blank%22%3E%5BRTD400%20LLD%5DK344%20Center%20Aligned%20PWM%20Trigger%20ADC%20BCTU%3C%2FA%3E.%3C%2FP%3E%0A%3CP%3EBut%20consider%20following%20limitations%3A%3C%2FP%3E%0A%3CUL%3E%0A%3CLI%3EFor%20OPWMCB%20mode%3A%20it%20can%20be%20only%20implemented%20eMIOS%20channels%20type%20G%20(eMIOS0%3A%20ch1-7).%3C%2FLI%3E%0A%3CLI%3EFor%20MCB%20mode%20in%20UP%2FDOWN%20Counter%3A%20It%20has%202%20flags%2C%20not%20only%20at%20the%20center.%3C%2FLI%3E%0A%3C%2FUL%3E%0A%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-center%22%20image-alt%3D%22_Leo__0-1758309438002.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22_Leo__0-1758309438002.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F357790iC79C1390D06366D5%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22_Leo__0-1758309438002.png%22%20alt%3D%22_Leo__0-1758309438002.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3EFor%20my%20part%2C%20I%20continue%20to%20recommend%20my%20previous%20suggestion.%3C%2FP%3E%0A%3CP%3EHave%20a%20nice%20day!%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2171207%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Design%20Strategy%20for%20Complementary%20PWM%20Generation%20for%20motor%20driver%20Using%20eMIOS%20and%20LCU%20on%20S32K344%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2171207%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EI%20would%20like%20to%20avoid%20using%20the%20LCU.%3C%2FP%3E%3CP%3EMy%20goal%20is%20to%20configure%20two%20eMIOS%20PWM%20channels%20in%20%3CSTRONG%3EOPWMCB%3C%2FSTRONG%3E%20mode%20to%20control%20%3CSTRONG%3EIN1%3C%2FSTRONG%3E%20and%20%3CSTRONG%3EIN2%3C%2FSTRONG%3E%20for%20speed%20and%20direction%20control%20at%20%3CSTRONG%3E40%20kHz%3C%2FSTRONG%3E%20(25%20%C2%B5s%20period).%3C%2FP%3E%3CP%3EAdditionally%2C%20I%20want%20to%20configure%20a%20third%20eMIOS%20PWM%20channel%20in%20%3CSTRONG%3EOPWMT%3C%2FSTRONG%3E%20mode%2C%20offset%20by%20%3CSTRONG%3E12.5%20%C2%B5s%3C%2FSTRONG%3E%2C%20to%20consistently%20trigger%20ADC%20sampling%20at%20the%20midpoint%20of%20the%20IN1%2FIN2%20PWM%20period.%3C%2FP%3E%3CP%3EHowever%2C%20the%20timebase%20for%20the%20eMIOS%20channels%20used%20for%20IN1%20and%20IN2%20%3CSTRONG%3Ecannot%20be%20shared%3C%2FSTRONG%3E%20with%20the%20eMIOS%20channel%20used%20for%20ADC%20triggering%2C%20since%20they%20operate%20in%20different%20modes%20(OPWMCB%20vs%20OPWMT).%3C%2FP%3E%3CP%3EMy%20questions%20are%3A%3C%2FP%3E%3CUL%3E%3CLI%3EIf%20all%20the%20timebases%20are%20configured%20within%20the%20%3CSTRONG%3Esame%20eMIOS%20instance%3C%2FSTRONG%3E%2C%20can%20they%20still%20be%20synchronized%3F%3C%2FLI%3E%3CLI%3EIs%20synchronization%20only%20possible%20by%20enabling%20the%20%3CSTRONG%3EGlobal%20Time%20Base%20(GTB)%3C%2FSTRONG%3E%20in%20MCL%3F%3C%2FLI%3E%3CLI%3EMy%20main%20goal%20is%20to%20ensure%20that%20the%20ADC%20samples%20%3CSTRONG%3Eonce%20per%20PWM%20period%3C%2FSTRONG%3E%2C%20precisely%20when%20either%20IN1%20or%20IN2%20is%20active.%3C%2FLI%3E%3C%2FUL%3E%3CP%3EHow%20can%20I%20achieve%20this%20design%2C%20or%20do%20you%20have%20any%20alternative%20suggestions%3F%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2170712%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Design%20Strategy%20for%20Complementary%20PWM%20Generation%20for%20motor%20driver%20Using%20eMIOS%20and%20LCU%20on%20S32K344%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2170712%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EThank%20you%20for%20your%20interest%20in%20our%20products%20and%20for%20contributing%20to%20our%20community.%3C%2FP%3E%0A%3CP%3ERegarding%20your%20questions%3A%3C%2FP%3E%0A%3CP%3E1.%20They%20are%20various%20ways%20to%20archive%20complementary%20PWM%20outputs%20with%20dead-time%20insertion%20using%20eMIOS%20(with%20or%20without%20LCU)%2C%20the%20OPWMCB%20mode%20is%20one%20of%20this%20ways.%3CBR%20%2F%3E2.%20Without%20LCU%20you%20need%20two%20eMIOS%20channels%20in%20OPWMCB%20mode%20for%20complementary%20outputs%20using%20the%20polarity%20parameter%2C%20and%20a%20third%20one%20for%20ADC%20triggering.%3CBR%20%2F%3E3.%20From%20my%20opinion%2C%20eMIOS-%26gt%3BTRGMUX-%26gt%3BLCU%20is%20the%20best%20way%20for%20complementary%20outputs%2C%20because%20you%20only%20need%20one%20eMIOS%20channels%20instead%2C%20which%20means%20that%20you%20only%20have%20to%20update%20the%20duty%20cycle%20to%20one%20channel.%3CBR%20%2F%3E4.%20Synchronization%20is%20only%20achievable%20for%20channels%20that%20share%20the%20same%20time%20base.%3CBR%20%2F%3E5.%20Triggering%20support%20is%20available%20via%20flag%20generation%2C%20for%20the%20OPWMB%2C%20DAOC%2C%20OPWMCB%2C%20and%20OPWFMB%20modes%20is%20on%20rising%20and%2For%20falling%20edges.%20The%20OPWMT%20mode%20is%20the%20most%20flexible%20for%20this%20feature%2C%20which%20allows%20trigger%20at%20any%20moment%20of%20the%20period%20time%2C%20using%20%3CEM%3ETrigger%3C%2FEM%3E%20parameter.%3C%2FP%3E%0A%3CP%3EMy%20suggestion%20is%20to%20use%20eMIOS(OPWMB)-%26gt%3BTRGMUX-%26gt%3BLCU%20for%20complementary%20PWM%20outputs%20with%20dead-time%20insertion%20and%20OPWMT%20for%20ADC%20triggering%2C%20both%20eMIOS%20channels%20(OPWMB%20and%20OPWMT)%20sharing%20the%20same%20time%20base.%3C%2FP%3E%0A%3CP%3EFor%20more%20details%2C%20please%20refer%20to%20the%20following%20knowledge%20base%20post%3A%3C%2FP%3E%0A%3CUL%3E%0A%3CLI%3E%3CEM%3ES32M27x%2FS32K3%20%E2%80%93%20eMIOS%2FTRGMUX%2FLCU%20%E2%80%93%20%5BRTD600%5D%3C%2FEM%3E%20-%26gt%3B%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32M-Knowledge-Base%2FS32M27x-S32K3-eMIOS-TRGMUX-LCU-RTD600%2Fta-p%2F2163968%22%20target%3D%22_self%22%3Ehttps%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32M-Knowledge-Base%2FS32M27x-S32K3-eMIOS-TRGMUX-LCU-RTD600%2Fta-p%2F2163968%3C%2FA%3E%3C%2FLI%3E%0A%3CLI%3ES%3CEM%3E32M27x%2FS32K3%20%E2%80%93%20eMIOS%2FBTCU%2FADC%2FDMA%20%E2%80%93%20%5BRTD600%5D%3C%2FEM%3E%20-%26gt%3B%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32M-Knowledge-Base%2FS32M27x-S32K3-eMIOS-BTCU-ADC-DMA-RTD600%2Fta-p%2F2155542%22%20target%3D%22_self%22%3Ehttps%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32M-Knowledge-Base%2FS32M27x-S32K3-eMIOS-BTCU-ADC-DMA-RTD600%2Fta-p%2F2155542%3C%2FA%3E%3C%2FLI%3E%0A%3C%2FUL%3E%0A%3CP%3EAdditionally%2C%20please%20check%20%3CEM%3E6.6.%20PWM%20design%20considerations%3C%2FEM%3E%20section%20of%20the%20following%20post%2C%20which%20deeps%20into%20supported%20features%20across%20PWM%20modes%3A%3C%2FP%3E%0A%3CUL%3E%0A%3CLI%3E%3CEM%3ES32M27x%2FS32K3%20%E2%80%93%20eMIOS%20Usage%3C%2FEM%3E%20-%26gt%3B%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32M-Knowledge-Base%2FS32M27x-S32K3-eMIOS-Usage%2Fta-p%2F2129760%22%20target%3D%22_blank%22%3Ehttps%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32M-Knowledge-Base%2FS32M27x-S32K3-eMIOS-Usage%2Fta-p%2F2129760%3C%2FA%3E%3C%2FLI%3E%0A%3C%2FUL%3E%0A%3CP%3EI%20hope%20this%20information%20is%20helpful.%3C%2FP%3E%3C%2FLINGO-BODY%3E