Tag: "data cache"

Latest Tagged

Address of Data cache in MPC5777C(e200z7) controller - ( ‎03-03-2024 11:28 PM )

by on Latest post on by

3 Replies 1712 Views

3 Replies

1712 Views

i.MX RT1061 bootstrap code skipping a Thumb ldr opcode...? - ( ‎02-25-2022 09:58 AM )

by on Latest post on by

1 Reply 1732 Views

1 Reply

1732 Views

S32R274 Data cache Flush? - ( ‎06-26-2019 09:24 AM )

by on Latest post on by

2 Replies 2327 Views

2 Replies

2327 Views

CCI-400 configuration - ( ‎09-11-2018 05:05 AM )

by on Latest post on by

2 Replies 3414 Views

2 Replies

3414 Views

I am using MPC8461D. The software prefetch instructions included in Altivec instructions are vec_dst, vec_dstst, vec_dststt, vec_dstt. I am not able to get a clear idea how these instructions help in prefetching the data and how the caches L1 and L2 are - ( ‎03-21-2018 11:24 PM )

by on Latest post on by

1 Reply 1317 Views

1 Reply

1317 Views

Hardfault issue using emWIN middleware in iMX RT1050 - ( ‎01-25-2018 01:43 PM )

by on Latest post on by

1 Reply 2907 Views

1 Reply

2907 Views

about i.MX6 PCIe cache coherency - ( ‎11-08-2017 07:10 PM )

by on Latest post on by

2 Replies 2014 Views

2 Replies

2014 Views

T2080RDB Ram test without caching - ( ‎10-04-2017 02:10 AM )

by on

0 Replies 1507 Views

0 Replies

1507 Views

How to avoid using the data cache when performing a RAM data bus test for MPC5605B ? - ( ‎08-21-2017 12:22 AM )

by on Latest post on by

2 Replies 2298 Views

2 Replies

2298 Views

Top Tagged

Address of Data cache in MPC5777C(e200z7) controller - ( ‎03-03-2024 11:28 PM )

by on Latest post on by

3 Replies 1712 Views

3 Replies

1712 Views

i.MX RT1061 bootstrap code skipping a Thumb ldr opcode...? - ( ‎02-25-2022 09:58 AM )

by on Latest post on by

1 Reply 1732 Views

1 Reply

1732 Views

S32R274 Data cache Flush? - ( ‎06-26-2019 09:24 AM )

by on Latest post on by

2 Replies 2327 Views

2 Replies

2327 Views

CCI-400 configuration - ( ‎09-11-2018 05:05 AM )

by on Latest post on by

2 Replies 3414 Views

2 Replies

3414 Views

about i.MX6 PCIe cache coherency - ( ‎11-08-2017 07:10 PM )

by on Latest post on by

2 Replies 2014 Views

2 Replies

2014 Views

Hardfault issue using emWIN middleware in iMX RT1050 - ( ‎01-25-2018 01:43 PM )

by on Latest post on by

1 Reply 2907 Views

1 Reply

2907 Views

I am using MPC8461D. The software prefetch instructions included in Altivec instructions are vec_dst, vec_dstst, vec_dststt, vec_dstt. I am not able to get a clear idea how these instructions help in prefetching the data and how the caches L1 and L2 are - ( ‎03-21-2018 11:24 PM )

by on Latest post on by

1 Reply 1317 Views

1 Reply

1317 Views

How to avoid using the data cache when performing a RAM data bus test for MPC5605B ? - ( ‎08-21-2017 12:22 AM )

by on Latest post on by

2 Replies 2298 Views

2 Replies

2298 Views

T2080RDB Ram test without caching - ( ‎10-04-2017 02:10 AM )

by on

0 Replies 1507 Views

0 Replies

1507 Views

Top Taggers

User

Count