S32R274 Data cache Flush?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

S32R274 Data cache Flush?

2,166件の閲覧回数
amulrass_vazhum
Contributor II

Hi,

I am using S32R274 controller, I need to Flush the Data-cache to Main memory on certain conditions.

The S32R274 controller supports write-through mode only, so invalidating a cache-line by L1FINV0 is sufficient? or do I need to use dcbf instruction?

Regards

Amulrass V

タグ(3)
0 件の賞賛
返信
2 返答(返信)

2,045件の閲覧回数
amulrass_vazhum
Contributor II

Hi, thanks a lot:)

0 件の賞賛
返信

2,045件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

Hi, there is no need of flush cache content as cache line is allocated only during reads and writes always accesses also target memory. As copy-back mode is not present on the device, invalidate operation is enough.

0 件の賞賛
返信