about ADC sampling clock

[goto11]

hello,Community

Can I change the ADC sampling clock during operation?
Are there any precautions when making changes?

best regards

Goto

[igorpadykov · Accepted solution]

Hi Goto

for clock usage one can look at Figure 14-2. Timing

i.MX 7Dual Applications Processor Reference Manual

Seems it is possible to change clock during operation,

valid data will be on next conversion cycle.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[goto11]

hello,

Table 93. Recommended operating conditions for 12-bit ADC in .MX 7 Dual Family of Applications Processors Datasheet
Is it OK to make the RIEXT value larger than 250Ω (for example, from several kΩ to dozens of kΩ) when FCLK and FSOC are operated at close Min values?

What kind of problems will occur if the resistance value is increased?

best regards

Goto

[igorpadykov]

for new questions recommended to create new thread.

Best regards
igor