DDR3 routing, length matching

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

DDR3 routing, length matching

Jump to solution
730 Views
celiley
Contributor I

Hello,

There is a point I'm not sure about DDR3 routing. I'm following "Hardware Development Guide for
i.MX 6Quad" and this document says that the address signals must match 25 mils. When calculating the length of each signal, must we add the vias' length in the z direction to the total length? In my design, each address signal has the same number of vias but I drew some of the signals on different intermediate layers. When I add the depth of the via to the total length, there is a difference of about 150 mils. What do you suggest about it, what is the correct calculation in DDR3 routing?

Thanks, regards,

Celile

Labels (1)
0 Kudos
1 Solution
680 Views
igorpadykov
NXP Employee
NXP Employee

Hi Celile

 

yes vias length must be added to calculation. In general also may be recommended to perform

ibis modelling.

 

Best regards
igor

View solution in original post

0 Kudos
2 Replies
681 Views
igorpadykov
NXP Employee
NXP Employee

Hi Celile

 

yes vias length must be added to calculation. In general also may be recommended to perform

ibis modelling.

 

Best regards
igor

0 Kudos
670 Views
celiley
Contributor I

Thank you @igorpadykov 

0 Kudos