Max baudrate LPUART2 for FS32K144

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Max baudrate LPUART2 for FS32K144

ソリューションへジャンプ
3,668件の閲覧回数
bryan_hong
Senior Contributor I

How much maximum LPUART2 Baudrate can be set for stable communication on FS32K144 

0 件の賞賛
返信
1 解決策
3,657件の閲覧回数
danielmartynek
NXP TechSupport
NXP TechSupport

Hi @bryan_hong,

The LPUART functional clock can be set up to the BUS_CLK freq, which is 56MHz in HSRUN and 48MHz in RUN.

Baudrate = LPUART functional clock / SBR (min 1) * OSR (min 4)

danielmartynek_0-1692193302149.pngdanielmartynek_0-1692193302149.png

danielmartynek_1-1692193332539.pngdanielmartynek_1-1692193332539.png

danielmartynek_2-1692193392737.pngdanielmartynek_2-1692193392737.png

 

That means the baudrate can be even 14 MHz in HSRUN.

This is rather limited by the AC electrical specification of the IOs and by the electrical characteristics of the bus.

S32K1xx, Datasheet, rev14

5.1 AC electrical characteristics

5.2 General AC specifications

Table 23. AC electrical specifications at 5 V Range for S32K1xx series

 

Regards,

Daniel

 

 

元の投稿で解決策を見る

0 件の賞賛
返信
5 返答(返信)
3,649件の閲覧回数
bryan_hong
Senior Contributor I

thanks Daniel for quick updates.

How to get the 14Mhz ?

48/1*(4+1) = 9.6

 

0 件の賞賛
返信
3,616件の閲覧回数
danielmartynek
NXP TechSupport
NXP TechSupport

Theoretically in HSRUN.

56 MHz / (1 * (3 + 1)) = 14 MHz

 

BR, Daniel

0 件の賞賛
返信
3,611件の閲覧回数
bryan_hong
Senior Contributor I

thanks for update

Not theoretically, can this be enabled stable in practice?

Is there a use case for max baudrate that was actually used?

Bryan

0 件の賞賛
返信
3,604件の閲覧回数
danielmartynek
NXP TechSupport
NXP TechSupport

Hi @bryan_hong,

Why do you need this baudrate? I'm not aware of such a use case.

 

With this configuration, there would be oversampling rates of 4x.

danielmartynek_0-1692263064869.pngdanielmartynek_0-1692263064869.png

The baudrate (14 MHz) would have 71.4ns period.

There are no GPIO-HD (PORTn_PCR[DSE] = 1) LPUART pins, only GPIO (PORTn_PCR[DSE] = 0), refer to S32K144_IO_Signal_Description_Input_Multiplexing.xlsx

At 200pF bus capacitance, the slew rate of the pins can be up to 54.8ns / 5V (Rise time), 59.7ns / 5V (Fall time).

danielmartynek_1-1692263651197.pngdanielmartynek_1-1692263651197.png

As you can see, it depends on the electrical characteristics of the bus.

 

Regards,

Daniel

 

 

 

 

 

0 件の賞賛
返信
3,658件の閲覧回数
danielmartynek
NXP TechSupport
NXP TechSupport

Hi @bryan_hong,

The LPUART functional clock can be set up to the BUS_CLK freq, which is 56MHz in HSRUN and 48MHz in RUN.

Baudrate = LPUART functional clock / SBR (min 1) * OSR (min 4)

danielmartynek_0-1692193302149.pngdanielmartynek_0-1692193302149.png

danielmartynek_1-1692193332539.pngdanielmartynek_1-1692193332539.png

danielmartynek_2-1692193392737.pngdanielmartynek_2-1692193392737.png

 

That means the baudrate can be even 14 MHz in HSRUN.

This is rather limited by the AC electrical specification of the IOs and by the electrical characteristics of the bus.

S32K1xx, Datasheet, rev14

5.1 AC electrical characteristics

5.2 General AC specifications

Table 23. AC electrical specifications at 5 V Range for S32K1xx series

 

Regards,

Daniel

 

 

0 件の賞賛
返信