SGPIO data sampling-in clarity

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

SGPIO data sampling-in clarity

966件の閲覧回数
JonathanBalat
Contributor I

Hi NXP Team!

I'm a little confused on how SGPIO samples. What I have at the moment is a loop-back to understand how these slices work.


My setup:

  • SGPIO4   - clk reference output
  • SGPIO5   - data output
  • SGPIO10 - data input

SGPIO 10 set to use external clk pin on SGPIO 9 and I was able to get some data just fine.

My confusion here is I realized my data out and data in were using rising edge to transmit and receive the data. My understanding so far is when we transmit the data we do that on one edge, then sample on the other edge. Is there any references that can explain how data is sampled into a slice?

 

Thanks!

ラベル(1)
0 件の賞賛
返信
1 返信

927件の閲覧回数
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi,

Pls refer to the application note an11343.pdf from the link:

https://www.nxp.com/products/processors-and-microcontrollers/arm-microcontrollers/general-purpose-mc...

As the following Fig, if you use external clock, you can select the clock edge to shift data by using the external clock or inverter of external clock. If you use internal clock SGPIO_clock, you can not select the edge.

xiangjun_rong_0-1690354266357.png

 

Hope it is helpful.

BR

XiangJun Rong

0 件の賞賛
返信