SGPIO data sampling-in clarity

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

SGPIO data sampling-in clarity

424 次查看
JonathanBalat
Contributor I

Hi NXP Team!

I'm a little confused on how SGPIO samples. What I have at the moment is a loop-back to understand how these slices work.


My setup:

  • SGPIO4   - clk reference output
  • SGPIO5   - data output
  • SGPIO10 - data input

SGPIO 10 set to use external clk pin on SGPIO 9 and I was able to get some data just fine.

My confusion here is I realized my data out and data in were using rising edge to transmit and receive the data. My understanding so far is when we transmit the data we do that on one edge, then sample on the other edge. Is there any references that can explain how data is sampled into a slice?

 

Thanks!

标签 (1)
0 项奖励
回复
1 回复

385 次查看
xiangjun_rong
NXP TechSupport
NXP TechSupport

Hi,

Pls refer to the application note an11343.pdf from the link:

https://www.nxp.com/products/processors-and-microcontrollers/arm-microcontrollers/general-purpose-mc...

As the following Fig, if you use external clock, you can select the clock edge to shift data by using the external clock or inverter of external clock. If you use internal clock SGPIO_clock, you can not select the edge.

xiangjun_rong_0-1690354266357.png

 

Hope it is helpful.

BR

XiangJun Rong

0 项奖励
回复