K53 : Power-Up Sequence about 5v tolerant GPIO

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

K53 : Power-Up Sequence about 5v tolerant GPIO

跳至解决方案
1,847 次查看
koichisakagami
Contributor II

Dear community,
I have a question about power-up sequence for 5v tolerant GPIO .

Device is Kinetis K50.

[Question]
When VDD power is not turned on ,
Is it possible to add a 5v input voltage to the 5v tolerant GPIO ?

Best Regards,
Koichi Sakagami

0 项奖励
回复
1 解答
1,636 次查看
Hui_Ma
NXP TechSupport
NXP TechSupport

Hi,

5 volt tolerant digital I/O pins are internally clamped to VSS through a ESD protection diode. There is no diode to VDD.

There is no problem to apply 5V input voltage on those pins when VDD without power up.


Wish it helps.
best regards
Ma Hui

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
2 回复数
1,637 次查看
Hui_Ma
NXP TechSupport
NXP TechSupport

Hi,

5 volt tolerant digital I/O pins are internally clamped to VSS through a ESD protection diode. There is no diode to VDD.

There is no problem to apply 5V input voltage on those pins when VDD without power up.


Wish it helps.
best regards
Ma Hui

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
1,636 次查看
koichisakagami
Contributor II

Dear Ma Hui san,

Thank you for your reply.

I got it .

Best Regards,

Koichi Sakagami

0 项奖励
回复