iMX7 : share NAND between M4 and A7 core

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

iMX7 : share NAND between M4 and A7 core

1,865 次查看
victorien_vedri
Contributor I

Hi,

For a project, I would like a specific operating with iMX7 :

- Run FREERTOS on Cortex M4

- Run Linux/Yocto on Cortex A7

- Continual, Cortex M4 save data on NAND flash

- The main part of the time, Cortex A7 is sleeping and few time it wake up to process data (from NAND flash)

- NAND flash is share between Cortex M4 et Cortex A7.

Is it possible to have this configuration ?

Is there some example ?

Best regards

标签 (2)
0 项奖励
回复
3 回复数

1,673 次查看
igorpadykov
NXP Employee
NXP Employee

Hi victorien

yes such configuration is possible, NAND can be shared using DRC described in

sect.3.2 Resource Domain Controller (RDC) i.MX7D Reference Manual

http://cache.nxp.com/files/32bit/doc/ref_manual/IMX7DRM.pdf

Unfortunately I am not aware of examples of this case.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

1,673 次查看
victorien_vedri
Contributor I

Thinks for this answer.

Is there an application note which explain how to use the heterogeneous architecture (cortex M4 and A7) configure the cross compilation software and the SDK ?

0 项奖励
回复

1,673 次查看
igorpadykov
NXP Employee
NXP Employee
0 项奖励
回复