iMX6 PCIe capability

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

iMX6 PCIe capability

跳至解决方案
1,522 次查看
torus1000
Contributor V

Hi guys.


I'm not familiar with i.MX6 PCIe and I want to know several things as following.

* How many virtual channels(VC) can be handle by PCIe?

* Is there any possibility to occur cache incoherence when PCIe access to DRAM?

If someone knows, please let me know.

Thanks.

标签 (1)
标记 (3)
0 项奖励
回复
1 解答
1,285 次查看
igorpadykov
NXP Employee
NXP Employee

Hi torus1000

there are 8 VC [in particular sect.48.9.22 VCn.. IMX6DQRM points on this].

Regarding "possibility to occur cache incoherence" I think

no, because PCIe is serviced by arm core, it has not own DMA engine.

Best regards

chip

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,286 次查看
igorpadykov
NXP Employee
NXP Employee

Hi torus1000

there are 8 VC [in particular sect.48.9.22 VCn.. IMX6DQRM points on this].

Regarding "possibility to occur cache incoherence" I think

no, because PCIe is serviced by arm core, it has not own DMA engine.

Best regards

chip

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复