i.Mx6 Parallel CSI0 16bit bus width

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.Mx6 Parallel CSI0 16bit bus width

ソリューションへジャンプ
1,979件の閲覧回数
alessandroinnoc
Contributor II

Hi to all !

I am interfacing an ADV7403 to iMX6 DUAL using CSI0 port at 16bit bus width, but I also get

I always get the following kernel error message:

ERROR: v4l2 capture: mxc_v4l_dqueue timeout enc_counter 0.

Does anyone have any experience on such interfacing ?

Best Regards

Alessandro Innocenti

ラベル(1)
0 件の賞賛
返信
1 解決策
1,496件の閲覧回数
alessandroinnoc
Contributor II

Hi chip

we solved using CSI0 with a bus 8 bit wide and doubling the pixel clock.

Many thanks

ALessandro Innocenti

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,495件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Alessandro

seems this configuration is not supported in kernel,

one can look at similar post below

How to fix the camera timeout error ?

In general new camera needs some support code, for

example ADV7180 below

https://community.freescale.com/message/314760#314760

Best regards

chip

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,497件の閲覧回数
alessandroinnoc
Contributor II

Hi chip

we solved using CSI0 with a bus 8 bit wide and doubling the pixel clock.

Many thanks

ALessandro Innocenti

0 件の賞賛
返信