i.Mx6 Parallel CSI0 16bit bus width

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

i.Mx6 Parallel CSI0 16bit bus width

跳至解决方案
2,460 次查看
alessandroinnoc
Contributor II

Hi to all !

I am interfacing an ADV7403 to iMX6 DUAL using CSI0 port at 16bit bus width, but I also get

I always get the following kernel error message:

ERROR: v4l2 capture: mxc_v4l_dqueue timeout enc_counter 0.

Does anyone have any experience on such interfacing ?

Best Regards

Alessandro Innocenti

标签 (1)
0 项奖励
回复
1 解答
1,977 次查看
alessandroinnoc
Contributor II

Hi chip

we solved using CSI0 with a bus 8 bit wide and doubling the pixel clock.

Many thanks

ALessandro Innocenti

在原帖中查看解决方案

0 项奖励
回复
2 回复数
1,976 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Alessandro

seems this configuration is not supported in kernel,

one can look at similar post below

How to fix the camera timeout error ?

In general new camera needs some support code, for

example ADV7180 below

https://community.freescale.com/message/314760#314760

Best regards

chip

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
1,978 次查看
alessandroinnoc
Contributor II

Hi chip

we solved using CSI0 with a bus 8 bit wide and doubling the pixel clock.

Many thanks

ALessandro Innocenti

0 项奖励
回复