i.MX6DQ behavior when VDDHIGH_IN is not supplied.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX6DQ behavior when VDDHIGH_IN is not supplied.

ソリューションへジャンプ
1,374件の閲覧回数
satoshishimoda
Senior Contributor I

Hi community,

Our customer have a question about i.MX6DQ.

Would you let me know the i.MX6DQ behavior if VDDHIGH_IN is not supplied when other powers are supplied.

Toggle PMIC_ON_REQ to reset PMIC? or other action?

Actually, VGEN5 output was toggled when cut off the connection between VGEN5 and VDDHIHG_IN on thier custom board.

(Connection between MMPF0100 and i.MX6DQ is same as SABRE SDP except VGEN5)

They want to know why VGEN5 output was toggled, and I guess it caused by toggling of PMIC_ON_REQ.

Best Regards,

Satoshi Shimoda

ラベル(5)
タグ(1)
0 件の賞賛
返信
1 解決策
1,117件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  Strictly speaking, we can observe unpredictable i.MX6 behavior, when

some power supply voltage is not applied (or when power up sequence

or voltages do not meet specs) : in particular - toggling of PMIC_ON_REQ.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
5 返答(返信)
1,118件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  Strictly speaking, we can observe unpredictable i.MX6 behavior, when

some power supply voltage is not applied (or when power up sequence

or voltages do not meet specs) : in particular - toggling of PMIC_ON_REQ.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,117件の閲覧回数
satoshishimoda
Senior Contributor I

Dear Yuri,

You said "unpredictable i.MX6 behavior" about toggling of PMIC_ON_REQ.

So the i.MX6 behavior when some power supply voltage is not applied will be other behavior also?

The toggling of PMIC_ON_REQ is incidental?

Best Regards,

Satoshi Shimoda

0 件の賞賛
返信
1,117件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

PMIC_ON_REQ is controlled by the ONOFF pad, SNVS_LP DP_EN and

Power Glitch Detection bits. It can cause assertion and following negation

of PMIC_ON_REQ. 

How to de-assert PMIC_ON_REQ by software. 

Regards,

Yuri.

0 件の賞賛
返信
1,117件の閲覧回数
satoshishimoda
Senior Contributor I

Dear Yuri,

Thank you for your reply, and sorry for delay.

>PMIC_ON_REQ is controlled by the ONOFF pad, SNVS_LP DP_EN and

> Power Glitch Detection bits.

I think ONOFF = high, and Power Glitch Detection bits is disabled when power-up.

So the PMIC_ON_REQ assertion by VDDHIGH_IN lacking is not controlled behavior by SNVS, right?

Best Regards,

Satoshi Shimoda

0 件の賞賛
返信
1,117件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

   Is it possible to look at PMIC_ON_REQ  waveforms ;

what does it mean - toggling ?

Regards,

Yuri.

0 件の賞賛
返信