Power off sequence.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Power off sequence.

跳至解决方案
1,471 次查看
takashitakahash
Contributor III

Hi community.

Our customer has below question.

The iMX6 is not specified of  power off sequence.

Phenomenon caused by the discharge of the capacitor speed and capacitance connected to the power supply.

For example, NVCC_EIM0 ~ 2 is at 3.3v, even if VDDARM_IN is like that 0.5v, Will it not be a problem?

If POR_B is negated, Would never like that, iMX6 to malfunction or failure?

标签 (1)
0 项奖励
回复
1 解答
1,292 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Takashi

no problem, as according to sect.4.2.2 Power-Down Sequence

i.MX6DQ Datasheet (rev.4, 7/2015)

No special restrictions for i.MX 6Dual/6Quad SoC.

http://cache.freescale.com/files/32bit/doc/data_sheet/IMX6DQCEC.pdf

> If POR_B is negated, Would never like that, iMX6 to malfunction or failure?

no problem.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,293 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Takashi

no problem, as according to sect.4.2.2 Power-Down Sequence

i.MX6DQ Datasheet (rev.4, 7/2015)

No special restrictions for i.MX 6Dual/6Quad SoC.

http://cache.freescale.com/files/32bit/doc/data_sheet/IMX6DQCEC.pdf

> If POR_B is negated, Would never like that, iMX6 to malfunction or failure?

no problem.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复