Power off sequence.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 
1,480件の閲覧回数
takashitakahash
Contributor III

Hi community.

Our customer has below question.

The iMX6 is not specified of  power off sequence.

Phenomenon caused by the discharge of the capacitor speed and capacitance connected to the power supply.

For example, NVCC_EIM0 ~ 2 is at 3.3v, even if VDDARM_IN is like that 0.5v, Will it not be a problem?

If POR_B is negated, Would never like that, iMX6 to malfunction or failure?

ラベル(1)
0 件の賞賛
返信
1 解決策
1,301件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Takashi

no problem, as according to sect.4.2.2 Power-Down Sequence

i.MX6DQ Datasheet (rev.4, 7/2015)

No special restrictions for i.MX 6Dual/6Quad SoC.

http://cache.freescale.com/files/32bit/doc/data_sheet/IMX6DQCEC.pdf

> If POR_B is negated, Would never like that, iMX6 to malfunction or failure?

no problem.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,302件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Takashi

no problem, as according to sect.4.2.2 Power-Down Sequence

i.MX6DQ Datasheet (rev.4, 7/2015)

No special restrictions for i.MX 6Dual/6Quad SoC.

http://cache.freescale.com/files/32bit/doc/data_sheet/IMX6DQCEC.pdf

> If POR_B is negated, Would never like that, iMX6 to malfunction or failure?

no problem.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信