Is it possible to use a chip designed for single SPI line with QSPI lines on the i.MX8MPlus?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Is it possible to use a chip designed for single SPI line with QSPI lines on the i.MX8MPlus?

跳至解决方案
932 次查看
puiyee_poon
Contributor I
 
0 项奖励
回复
1 解答
908 次查看
Rita_Wang
NXP TechSupport
NXP TechSupport

Which boot flash have on your board?

在原帖中查看解决方案

0 项奖励
回复
2 回复数
909 次查看
Rita_Wang
NXP TechSupport
NXP TechSupport

Which boot flash have on your board?

0 项奖励
回复
873 次查看
puiyee_poon
Contributor I

We need SRAM in our design but we don't have any single SPI lines left from the processor due to the processor only supports 3 SPI interfaces and they are already occupied. Therefore we wonder if it's possible to connect a single SPI SRAM on the QSPI-port (where the pins are multiplexed with NAND-pins) from the processor. 

0 项奖励
回复
%3CLINGO-SUB%20id%3D%22lingo-sub-1937986%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%E6%98%AF%E5%90%A6%E5%8F%AF%E4%BB%A5%E4%BD%BF%E7%94%A8%20i.MX8MPlus%20%E4%B8%8A%E4%B8%BA%E5%8D%95%20SPI%20%E7%BA%BF%E5%92%8C%20QSPI%20%E7%BA%BF%E8%AE%BE%E8%AE%A1%E7%9A%84%E8%8A%AF%E7%89%87%EF%BC%9F%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1937986%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1939904%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%E5%9B%9E%E5%A4%8D%EF%BC%9A%E6%98%AF%E5%90%A6%E5%8F%AF%E4%BB%A5%E5%9C%A8%20i.MX8MPlus%20%E4%B8%8A%E4%BD%BF%E7%94%A8%E8%AE%BE%E8%AE%A1%E7%94%A8%E4%BA%8E%E5%8D%95%20SPI%20%E7%BA%BF%E5%92%8C%20QSPI%20%E7%BA%BF%E7%9A%84%E8%8A%AF%E7%89%87%EF%BC%9F%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1939904%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%E6%88%91%E4%BB%AC%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%AD%E9%9C%80%E8%A6%81%20SRAM%EF%BC%8C%E4%BD%86%E6%98%AF%E5%A4%84%E7%90%86%E5%99%A8%E4%B8%8A%E6%B2%A1%E6%9C%89%E4%BB%BB%E4%BD%95%E5%89%A9%E4%BD%99%E7%9A%84%20SPI%20%E7%BA%BF%EF%BC%8C%E5%9B%A0%E4%B8%BA%E5%A4%84%E7%90%86%E5%99%A8%E4%BB%85%E6%94%AF%E6%8C%81%203%20%E4%B8%AA%20SPI%20%E6%8E%A5%E5%8F%A3%E5%B9%B6%E4%B8%94%E5%AE%83%E4%BB%AC%E5%B7%B2%E7%BB%8F%E8%A2%AB%E5%8D%A0%E7%94%A8%E3%80%82%E5%9B%A0%E6%AD%A4%EF%BC%8C%E6%88%91%E4%BB%AC%E6%83%B3%E7%9F%A5%E9%81%93%E6%98%AF%E5%90%A6%E5%8F%AF%E4%BB%A5%E9%80%9A%E8%BF%87%E5%A4%84%E7%90%86%E5%99%A8%E7%9A%84%20QSPI%20%E7%AB%AF%E5%8F%A3%EF%BC%88%E5%85%B6%E4%B8%AD%E5%BC%95%E8%84%9A%E4%B8%8E%20NAND%20%E5%BC%95%E8%84%9A%E5%A4%8D%E7%94%A8%EF%BC%89%E8%BF%9E%E6%8E%A5%E5%8D%95%E4%B8%AA%20SPI%20SRAM%E3%80%82%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1938850%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%E5%9B%9E%E5%A4%8D%EF%BC%9A%E6%98%AF%E5%90%A6%E5%8F%AF%E4%BB%A5%E5%9C%A8%20i.MX8MPlus%20%E4%B8%8A%E4%BD%BF%E7%94%A8%E8%AE%BE%E8%AE%A1%E7%94%A8%E4%BA%8E%E5%8D%95%20SPI%20%E7%BA%BF%E5%92%8C%20QSPI%20%E7%BA%BF%E7%9A%84%E8%8A%AF%E7%89%87%EF%BC%9F%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1938850%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%E6%82%A8%E7%9A%84%E4%B8%BB%E6%9D%BF%E4%B8%8A%E6%9C%89%E5%93%AA%E4%BA%9B%E5%90%AF%E5%8A%A8%E9%97%AA%E5%AD%98%EF%BC%9F%3C%2FP%3E%3C%2FLINGO-BODY%3E