GPIO configuration

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 
2,065件の閲覧回数
adde_ado
Contributor III

Hi,

I'm using a GPIO (input) to read data from an IC circuit. 

Output pin on IC that I'm trying to read is an open drain output with internal pull-up resistor. 

I'm wondering how I should configure my GPIO input pin.

IOMUXC_SetPinMux(IOMUXC_SAI3_RXFS_GPIO4_IO28, 0U);

IOMUXC_SetPinConfig(IOMUXC_SAI3_RXFS_GPIO4_IO28, 0x??);

Best regards,

Ado

 

ラベル(1)
0 件の賞賛
返信
1 解決策
2,036件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Adnan

 

for these settings one can look at sect.8.2 IOMUX Controller (IOMUXC)

i.MX 8M Dual/8M QuadLite/8M Quad Applications Processors Reference Manual

sect.8.2.5.111 SW_MUX_CTL_PAD_SAI3_RXFS SW MUX Control Register
(IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS), sect.8.2.5.265 SW_PAD_CTL_PAD_SAI3_RXFS

SW PAD Control Register (IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS)

 

Best regards
igor

元の投稿で解決策を見る

1 返信
2,037件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Adnan

 

for these settings one can look at sect.8.2 IOMUX Controller (IOMUXC)

i.MX 8M Dual/8M QuadLite/8M Quad Applications Processors Reference Manual

sect.8.2.5.111 SW_MUX_CTL_PAD_SAI3_RXFS SW MUX Control Register
(IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS), sect.8.2.5.265 SW_PAD_CTL_PAD_SAI3_RXFS

SW PAD Control Register (IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS)

 

Best regards
igor