GPIO configuration

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

GPIO configuration

跳至解决方案
1,959 次查看
adde_ado
Contributor III

Hi,

I'm using a GPIO (input) to read data from an IC circuit. 

Output pin on IC that I'm trying to read is an open drain output with internal pull-up resistor. 

I'm wondering how I should configure my GPIO input pin.

IOMUXC_SetPinMux(IOMUXC_SAI3_RXFS_GPIO4_IO28, 0U);

IOMUXC_SetPinConfig(IOMUXC_SAI3_RXFS_GPIO4_IO28, 0x??);

Best regards,

Ado

 

标签 (1)
0 项奖励
回复
1 解答
1,930 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Adnan

 

for these settings one can look at sect.8.2 IOMUX Controller (IOMUXC)

i.MX 8M Dual/8M QuadLite/8M Quad Applications Processors Reference Manual

sect.8.2.5.111 SW_MUX_CTL_PAD_SAI3_RXFS SW MUX Control Register
(IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS), sect.8.2.5.265 SW_PAD_CTL_PAD_SAI3_RXFS

SW PAD Control Register (IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS)

 

Best regards
igor

在原帖中查看解决方案

1 回复
1,931 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Adnan

 

for these settings one can look at sect.8.2 IOMUX Controller (IOMUXC)

i.MX 8M Dual/8M QuadLite/8M Quad Applications Processors Reference Manual

sect.8.2.5.111 SW_MUX_CTL_PAD_SAI3_RXFS SW MUX Control Register
(IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS), sect.8.2.5.265 SW_PAD_CTL_PAD_SAI3_RXFS

SW PAD Control Register (IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS)

 

Best regards
igor