About HSYNC timing of CSI input in i.MX6DQ.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About HSYNC timing of CSI input in i.MX6DQ.

ソリューションへジャンプ
5,212件の閲覧回数
keitanagashima
Senior Contributor I

Dear Sir or Madam,

Hello.

My customer will use the camera input format with "YCbCr 16bits 1cycle [Y(8bits)+CbCr(8bits)] + HSYNC/VSYNC + DE”


I got the attached information from TIC (SR# 1-1147203261).

Refer to page.3 in attached file.


HSYNC becomes Active(High) only in the Active Line and, HSYNC seems to become Low during the blanking.

Is it necessary to make HSYNC Low during blanking?

Best Regards,

Keita

ラベル(5)
0 件の賞賛
返信
1 解決策
4,658件の閲覧回数
Yuri
NXP Employee
NXP Employee

Keita,

  Yes, it is necessary to make HSYNC Low during blanking.
 

  For the Gated Clock Mode :
HSYNC goes to high and hold for the entire line. Pixel clock is valid as long as HSYNC is high.
Data is latched at the rising edge of the valid pixel clocks. HSYNC goes to low at the end of line.
Pixel clocks then become invalid and the CSI stops receiving data from the stream.

  For the Non-Gated Clock Mode – the HSYNC signal is not used.


Have a great day,
Yuri.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
7 返答(返信)
4,659件の閲覧回数
Yuri
NXP Employee
NXP Employee

Keita,

  Yes, it is necessary to make HSYNC Low during blanking.
 

  For the Gated Clock Mode :
HSYNC goes to high and hold for the entire line. Pixel clock is valid as long as HSYNC is high.
Data is latched at the rising edge of the valid pixel clocks. HSYNC goes to low at the end of line.
Pixel clocks then become invalid and the CSI stops receiving data from the stream.

  For the Non-Gated Clock Mode – the HSYNC signal is not used.


Have a great day,
Yuri.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
4,658件の閲覧回数
liyigang
Contributor III

yuri muhin:

    how to make HSYNC Low during blanking,

if hsync is low during blanking , CSI0_HSYNC_POL should set to 0?

0 件の賞賛
返信
4,658件の閲覧回数
keitanagashima
Senior Contributor I

Hi Yuri,

Thank you for your reply.

Sorry. I have additional questions.

Please check the attached file again.

And, is it support the input format in android jb4.2.2_1.1.0 for i.MX6Q?

Best Regards,

Keita

0 件の賞賛
返信
4,658件の閲覧回数
Yuri
NXP Employee
NXP Employee

Assuming the Gated Clock Mode :

1.
>  Is the "Valid pix_clk" of Figure1 right?                       

Yes.


2.
> Is the "entire line" of Figure1 right?                   

Yes.


3.
>  Is Figure2 right?                    

Yes.


Note, the Gated Clock Mode  is default one for parallel CSI cameras in BSPs.


Regards,

Yuri.

4,658件の閲覧回数
keitanagashima
Senior Contributor I

Hi Yuri,

Hello.

Thank you for your reply.

Is it support the input format in android jb4.2.2_1.1.0 for i.MX6Q?

(Or, no dependent of the software?)


Best Regards,

Keita

0 件の賞賛
返信
4,658件の閲覧回数
Yuri
NXP Employee
NXP Employee

The Gated Clock Mode  is default one for parallel CSI cameras in BSPs.


Regards,

Yuri.

4,658件の閲覧回数
keitanagashima
Senior Contributor I

Hi Yuri,

Thank you very much!

Best regards,

Keita

0 件の賞賛
返信