Keita,
Yes, it is necessary to make HSYNC Low during blanking.
For the Gated Clock Mode :
HSYNC goes to high and hold for the entire line. Pixel clock is valid as long as HSYNC is high.
Data is latched at the rising edge of the valid pixel clocks. HSYNC goes to low at the end of line.
Pixel clocks then become invalid and the CSI stops receiving data from the stream.
For the Non-Gated Clock Mode – the HSYNC signal is not used.
Have a great day,
Yuri.
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------