About HSYNC timing of CSI input in i.MX6DQ.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

About HSYNC timing of CSI input in i.MX6DQ.

跳至解决方案
5,154 次查看
keitanagashima
Senior Contributor I

Dear Sir or Madam,

Hello.

My customer will use the camera input format with "YCbCr 16bits 1cycle [Y(8bits)+CbCr(8bits)] + HSYNC/VSYNC + DE”


I got the attached information from TIC (SR# 1-1147203261).

Refer to page.3 in attached file.


HSYNC becomes Active(High) only in the Active Line and, HSYNC seems to become Low during the blanking.

Is it necessary to make HSYNC Low during blanking?

Best Regards,

Keita

标签 (5)
0 项奖励
回复
1 解答
4,600 次查看
Yuri
NXP Employee
NXP Employee

Keita,

  Yes, it is necessary to make HSYNC Low during blanking.
 

  For the Gated Clock Mode :
HSYNC goes to high and hold for the entire line. Pixel clock is valid as long as HSYNC is high.
Data is latched at the rising edge of the valid pixel clocks. HSYNC goes to low at the end of line.
Pixel clocks then become invalid and the CSI stops receiving data from the stream.

  For the Non-Gated Clock Mode – the HSYNC signal is not used.


Have a great day,
Yuri.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
7 回复数
4,601 次查看
Yuri
NXP Employee
NXP Employee

Keita,

  Yes, it is necessary to make HSYNC Low during blanking.
 

  For the Gated Clock Mode :
HSYNC goes to high and hold for the entire line. Pixel clock is valid as long as HSYNC is high.
Data is latched at the rising edge of the valid pixel clocks. HSYNC goes to low at the end of line.
Pixel clocks then become invalid and the CSI stops receiving data from the stream.

  For the Non-Gated Clock Mode – the HSYNC signal is not used.


Have a great day,
Yuri.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复
4,600 次查看
liyigang
Contributor III

yuri muhin:

    how to make HSYNC Low during blanking,

if hsync is low during blanking , CSI0_HSYNC_POL should set to 0?

0 项奖励
回复
4,600 次查看
keitanagashima
Senior Contributor I

Hi Yuri,

Thank you for your reply.

Sorry. I have additional questions.

Please check the attached file again.

And, is it support the input format in android jb4.2.2_1.1.0 for i.MX6Q?

Best Regards,

Keita

0 项奖励
回复
4,600 次查看
Yuri
NXP Employee
NXP Employee

Assuming the Gated Clock Mode :

1.
>  Is the "Valid pix_clk" of Figure1 right?                       

Yes.


2.
> Is the "entire line" of Figure1 right?                   

Yes.


3.
>  Is Figure2 right?                    

Yes.


Note, the Gated Clock Mode  is default one for parallel CSI cameras in BSPs.


Regards,

Yuri.

4,600 次查看
keitanagashima
Senior Contributor I

Hi Yuri,

Hello.

Thank you for your reply.

Is it support the input format in android jb4.2.2_1.1.0 for i.MX6Q?

(Or, no dependent of the software?)


Best Regards,

Keita

0 项奖励
回复
4,600 次查看
Yuri
NXP Employee
NXP Employee

The Gated Clock Mode  is default one for parallel CSI cameras in BSPs.


Regards,

Yuri.

4,600 次查看
keitanagashima
Senior Contributor I

Hi Yuri,

Thank you very much!

Best regards,

Keita

0 项奖励
回复