Hi bbaskii,
I think you want to understand how to map Irq and Isr with Vector_table, so i will give you an explaination.
As you said, you already found the Irq in file IntCtrl_Ip_Cfg.c, that's correct. You can see we have SuiL Irq from no.53 to 56, which is matching with Interrupt Mapping (attachment from RM), and for Instance 24-31 i'll use SIUL_3_IRQn.
Next we have to map this Irq with Isr (like a callback function), so we have the Platform function doing this
Install_Siul2_ISR.png
As you can see inside RTD driver, after calling this function, the Isr with corresponding number as Irq will be mapped into Vector_Table through the address that specified defined for chip.
Set_ISR_to_IVT.png
The start address of Interrupt vector table addressed in VTOR register, which follow Cortex M specs.
Interrupt_vector_table_addr.png
As you can find, in linker file will contain address of intc_vector, which start in specified address, for example int_pflash area.
intc_table_addr.png
And the address of Vector Table will match here.
Vector_Table_addr.png
So that is how ISR works in processing, as you can try to read Platform's functions for those Irq Handler.
Please let me know if you have further questions.
Thank you,
Nam.