HARDWARE RESET or SOFTWARE RESET

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

HARDWARE RESET or SOFTWARE RESET

跳至解决方案
1,536 次查看
akhilranga
Contributor IV

Hi there,

Can someone help me with enabling a Watchdog timer and also steps to initiate Software reset. I am using a S32k14x EAR SDK v0.8.6 for writing my vehicle application code. So i want to enable Watchdog timer so couldn't able to figure any knowledge base where i can get help from. And also i need help in Hardawre reset and Software Reset process.

It would be really helpfull if some one lends me hand here. Thanks in advance 

#S32K146

标记 (1)
0 项奖励
回复
1 解答
1,501 次查看
Julián_AragónM
NXP TechSupport
NXP TechSupport

 Hi @akhilranga,

For SW reset, please look at chapter 25.2.2.7 from the S32K Reference Manual, it explains the reset control register. 

You can also use this example as reference, where a SW reset is implemented to test the ram retention: Example S32K144 RAM Retention S32DS.R1 - NXP Community.

There is also this function in the system_S32K144.c file:

Julin_AragnM_0-1731595074372.png

For the watchdog, there are many community posts sharing some reference code, such as:

You can also refer to the examples inside the EAR SDK.

Best regards,
Julián

在原帖中查看解决方案

0 项奖励
回复
2 回复数
1,442 次查看
akhilranga
Contributor IV

Hi @Julián_AragónM 

Thank you for the information.

 

1,502 次查看
Julián_AragónM
NXP TechSupport
NXP TechSupport

 Hi @akhilranga,

For SW reset, please look at chapter 25.2.2.7 from the S32K Reference Manual, it explains the reset control register. 

You can also use this example as reference, where a SW reset is implemented to test the ram retention: Example S32K144 RAM Retention S32DS.R1 - NXP Community.

There is also this function in the system_S32K144.c file:

Julin_AragnM_0-1731595074372.png

For the watchdog, there are many community posts sharing some reference code, such as:

You can also refer to the examples inside the EAR SDK.

Best regards,
Julián

0 项奖励
回复