SPLL_CLK can not selected as SCS_CLK

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

SPLL_CLK can not selected as SCS_CLK

1,120 次查看
s8113595
Contributor I

S32 Design Studio for ARM 

Cpu:S32K116_48

S32_SDK_S32K1xx_RTM_3.0.0

use clock_manager

my problem is:

as in the following picture,I can't select SPLL_CLK as SCS_CLK.

who can help me,think you!

微信图片_20200702172505.png

标签 (1)
0 项奖励
回复
1 回复

1,055 次查看
dianabatrlova
NXP TechSupport
NXP TechSupport

Hello,

Unfortunately, the Phase-locked loop (PLL) is not available for the S32K11x product series. That is why you cannot select it.

 

Please, refer to the Reference Manual rev 12.1 "Figure 27-1. Clocking diagram" note number 3.

" 3. For S32K11x, inputs and muxes connected to PCC are Reserved. Also SPLLDIVx_CLK are Reserved as indicated in RED "

Best regards,

Diana

0 项奖励
回复