PF5020 PMIC – OTP Protection and Communication Sequence Clarification

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

PF5020 PMIC – OTP Protection and Communication Sequence Clarification

ソリューションへジャンプ
347件の閲覧回数
Shivani_Elavena
Contributor II

Hi,

We have integrated the PF5020 PMIC with an NXP controller(IMXRT1176), and we have a couple of questions:

  1. Is there a specific register bit or method to disable or lock out OTP (One-Time Programming) to prevent accidental writes during development? If it is, then provide a detail document or description.

  2. The datasheet doesn’t show a detailed I2C communication read/write sequence. Is there any reference document or application note that outlines the proper sequence for safe register access?

Thanks in advance for your help.

Best regards,
Shivani 

 

0 件の賞賛
返信
1 解決策
329件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

Hi Shivani 

  1. Is there a specific register bit or method to disable or lock out OTP (One-Time Programming) to prevent accidental writes during development? If it is, then provide a detail document or description.[gw]No there is no.

  2. The datasheet doesn’t show a detailed I2C communication read/write sequence. Is there any reference document or application note that outlines the proper sequence for safe register access?

        [gw]Please see attached.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
330件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

Hi Shivani 

  1. Is there a specific register bit or method to disable or lock out OTP (One-Time Programming) to prevent accidental writes during development? If it is, then provide a detail document or description.[gw]No there is no.

  2. The datasheet doesn’t show a detailed I2C communication read/write sequence. Is there any reference document or application note that outlines the proper sequence for safe register access?

        [gw]Please see attached.

0 件の賞賛
返信