wait instruction in MPC5633M

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

wait instruction in MPC5633M

跳至解决方案
2,669 次查看
pavelhavlik
Contributor I

Hello

 

I need to use 'wait' instruction with WC field equal 1. Opcode of the instruction according to

EREF 2.0: A Programmer’s Reference Manual for Freescale Power Architecture® Processors

and Power ISA™ Version 2.07

shall be:  0x7C20007C

But I'm getting program exception. Only when I use 0x7C00007C (wait with WC=0), no exception is generated.

Documents above read that if some WC other than 0 is not implemented, bahaviour of the instruction should equal to the one with WC = 0.

I'd like to ask if the instruction (wait with WC=1)  is really not implemented or if I do something wrong.

 

Thank you in advance

Pavel

标签 (1)
标记 (2)
0 项奖励
回复
1 解答
2,471 次查看
PetrS
NXP TechSupport
NXP TechSupport

Hi,

The “wait 1,0” instruction (op code 0x7C20007C) is not implemented on the MPC563xM and the execution leads to the IVOR6 (illegal/unimplemented instruction exception).

So that sentence in the EREF RM is not valid for the MPC563xM.

Regards,

Petr

在原帖中查看解决方案

0 项奖励
回复
2 回复数
2,472 次查看
PetrS
NXP TechSupport
NXP TechSupport

Hi,

The “wait 1,0” instruction (op code 0x7C20007C) is not implemented on the MPC563xM and the execution leads to the IVOR6 (illegal/unimplemented instruction exception).

So that sentence in the EREF RM is not valid for the MPC563xM.

Regards,

Petr

0 项奖励
回复
2,471 次查看
pavelhavlik
Contributor I

Petr,

thank you for the clarification.

Regards

Pavel

0 项奖励
回复