16 Bit and 32 Bit memory interface with EBI on MPC5777C

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

16 Bit and 32 Bit memory interface with EBI on MPC5777C

ソリューションへジャンプ
4,729件の閲覧回数
ashok_majeegb
Contributor II

ashok_majeegb_0-1615492900398.png

 

ashok_majeegb_1-1615492958529.png

 

0 件の賞賛
返信
1 解決策
4,710件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

One yet note to you memories M3/M4. Such connection is possible and user sometimes use it, but mostly in case there are no CS line left. But in you case you have free CS2 so why you don’t use CS2 and CS3 for these two memories?

元の投稿で解決策を見る

0 件の賞賛
返信
4 返答(返信)
4,711件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

One yet note to you memories M3/M4. Such connection is possible and user sometimes use it, but mostly in case there are no CS line left. But in you case you have free CS2 so why you don’t use CS2 and CS3 for these two memories?

0 件の賞賛
返信
4,711件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

3) 0x2000AA55. Configure EBI_BR and EBI_OR registers according EBI FAQ no.5

 

4) I think we don’t have example for combined 16-bit/32-bit muxed mode.

Here you may see example for 32-bit memory:

https://community.nxp.com/t5/MPC5xxx-Knowledge-Base/Example-MPC5777C-External-SRAM-test-GHS714/ta-p/...

 

5) EBI FAQs no. 4:

“EBI line with highest number (dependent on data bus width – A31 for 8bit bus, A30 16bit bus and A29 for 32bit bus) is connected to memory LSB address line, then downwards according to size of connected memory.”

 

In principle in case 32-bit data port size - ADDR(31:30) are being substituted by four byte strobe (write enable) lines.

In case 16-bit data port size - ADDR(31) is being substituted by two byte strobe (write enable) lines.

In case 8-bit data port size - strobe line is unnecessary as all data goes via one 8-bit port. But EBI does not support 8-bit data bus! There is no use for ADDR(31)

0 件の賞賛
返信
4,712件の閲覧回数
davidtosenovjan
NXP TechSupport
NXP TechSupport

1, 2) You can use them together excluding configuration marked below:

davidtosenovjan_1-1615549689902.png


You must use only multiplexed mode (pay attention to EBI FAQ no.7).


Set EBI_MCR[DBM] as 0 that is 32-bit port.
Access to 16-bit memory will have set PS = 1 that is 16-bit port.
Whether data goes over LSB 16-bit or MSB 16-bit is defined by EBI_MCR[D16_31]. I would recommend to use D16_31 = 1 because then you could save D_ADD pins, but it is up to you.

davidtosenovjan_3-1615550450961.png

 

 

0 件の賞賛
返信
4,700件の閲覧回数
ashok_majeegb
Contributor II

Thank You David for quick response !! 

Now i am stage of preparing schematics of MPC 5777C interface with

a) 16 bit RT Memory,

b) 16 bit NOR flash

c) 16 Bit FPGA Memory

d) 16/32  bit burst SRAM. 

if i considered 16 bit SRAM , then all memory are 16bit bit , in that case can i Set EBI_MCR[DBM] as 1, that is 16-bit port.

where all memory LSB address A0 need to connect Addr 30 of MCU . 

Can you provide details EBI connection with these memories. 

2nd query : 

2. if Some peripheral GPIO pins and EBI pins  of MCU are connected to FPGA . is there  any  booting problem  or something issue will arrive ? 

My interest some of the eTPUs and peripheral (GPIO)  want to route to FPFA for other purpose ( not sure where to connect this moments) .

3rd Query : 

3.  what is the purpose for use 32bit SRAM in MPC5777C -516DS board ?

 

 

0 件の賞賛
返信