ls1046 ddr4 frequency at calibration process

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

ls1046 ddr4 frequency at calibration process

Jump to solution
1,085 Views
altu
Contributor III

Good day!

I'm calibrating DDR4 memory on my custom ls1046-based board.

My RCW settings:

SYS_PLL_RAT=6
MEM_PLL_RAT=12
CGA_PLL1_RAT=12
CGA_PLL2_RAT=10

SYSCLK_FREQ=600

DDR_REFCLK_SEL=1
DDR_FDBK_MULT=2

My SYSCLK = 100 Mhz

ddr1.pngddr1.png

I expect to have:

DDR bus clock = 600 Mhz and DDR rate = 1200 MT/s , but I have DDR bus clock = 625 Mhz and DDR rate = 1250 MT/s.

ddr2.pngddr2.png 

So the question is - why do we have addtional 25 Mhz / 50 MT/s ?

 

 

 

 

0 Kudos
Reply
1 Solution
1,052 Views
June_Lu
NXP TechSupport
NXP TechSupport

LS1046A DDR4 Min Freq.(MHz) is 650MHz, as specified in the LS1046A, LS1026A Data Sheet, Table 141. Memory bus clocking specifications

Kindly refer to this requirement in your design.

Thanks

View solution in original post

2 Replies
1,048 Views
altu
Contributor III

I understand,thank you very much!

0 Kudos
Reply
1,053 Views
June_Lu
NXP TechSupport
NXP TechSupport

LS1046A DDR4 Min Freq.(MHz) is 650MHz, as specified in the LS1046A, LS1026A Data Sheet, Table 141. Memory bus clocking specifications

Kindly refer to this requirement in your design.

Thanks

%3CLINGO-SUB%20id%3D%22lingo-sub-2316893%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3Els1046%20ddr4%20frequency%20at%20calibration%20process%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2316893%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EGood%20day!%3C%2FP%3E%3CP%3EI'm%20calibrating%20DDR4%20memory%20on%20my%20custom%20ls1046-based%20board.%3C%2FP%3E%3CP%3EMy%20RCW%20settings%3A%3C%2FP%3E%3CP%3ESYS_PLL_RAT%3D6%3CBR%20%2F%3EMEM_PLL_RAT%3D12%3CBR%20%2F%3ECGA_PLL1_RAT%3D12%3CBR%20%2F%3ECGA_PLL2_RAT%3D10%3C%2FP%3E%3CP%3ESYSCLK_FREQ%3D600%3C%2FP%3E%3CP%3EDDR_REFCLK_SEL%3D1%3CBR%20%2F%3EDDR_FDBK_MULT%3D2%3C%2FP%3E%3CP%3EMy%20SYSCLK%20%3D%20100%20Mhz%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22ddr1.png%22%20style%3D%22width%3A%20918px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22ddr1.png%22%20style%3D%22width%3A%20918px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F376629iB79702F163363F8C%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22ddr1.png%22%20alt%3D%22ddr1.png%22%20%2F%3E%3Cspan%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3Eddr1.png%3C%2Fspan%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3EI%20expect%20to%20have%3A%3C%2FP%3E%3CP%3EDDR%20bus%20clock%20%3D%20%3CSTRONG%3E600%3C%2FSTRONG%3E%20Mhz%20and%20DDR%20rate%20%3D%20%3CSTRONG%3E1200%3C%2FSTRONG%3E%20MT%2Fs%20%2C%20but%20I%20have%26nbsp%3BDDR%20bus%20clock%20%3D%20%3CSTRONG%3E625%3C%2FSTRONG%3E%20Mhz%20and%20DDR%20rate%20%3D%20%3CSTRONG%3E1250%3C%2FSTRONG%3E%20MT%2Fs.%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22ddr2.png%22%20style%3D%22width%3A%20868px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22ddr2.png%22%20style%3D%22width%3A%20868px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F376630i7710B7EF546185FE%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22ddr2.png%22%20alt%3D%22ddr2.png%22%20%2F%3E%3Cspan%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3Eddr2.png%3C%2Fspan%3E%3C%2Fspan%3E%3C%2FSPAN%3E%26nbsp%3B%3C%2FP%3E%3CP%3ESo%20the%20question%20is%20-%20why%20do%20we%20have%20addtional%2025%20Mhz%20%2F%2050%20MT%2Fs%20%3F%3C%2FP%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2317603%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20ls1046%20ddr4%20frequency%20at%20calibration%20process%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2317603%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EI%20understand%2Cthank%20you%20very%20much!%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2317554%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20ls1046%20ddr4%20frequency%20at%20calibration%20process%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2317554%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%20style%3D%22margin%3A%200in%3B%20font-family%3A%20Calibri%3B%20font-size%3A%2011.0pt%3B%22%3ELS1046A%20DDR4%20Min%20Freq.(MHz)%20is%20650MHz%2C%20as%20specified%20in%20the%20%3CA%20href%3D%22https%3A%2F%2Fwww.nxp.com%2Fdocs%2Fen%2Fdata-sheet%2FLS1046A.pdf%22%20target%3D%22_blank%22%20rel%3D%22nofollow%20noopener%20noreferrer%22%3ELS1046A%2C%20LS1026A%20Data%20Sheet%3C%2FA%3E%2C%20Table%20141.%20Memory%20bus%20clocking%20specifications%3C%2FP%3E%0A%3CP%20style%3D%22margin%3A%200in%3B%20font-family%3A%20Calibri%3B%20font-size%3A%2011.0pt%3B%22%3EKindly%20refer%20to%20this%20requirement%20in%20your%20design.%3C%2FP%3E%0A%3CP%20style%3D%22margin%3A%200in%3B%20font-family%3A%20Calibri%3B%20font-size%3A%2011.0pt%3B%22%3EThanks%3C%2FP%3E%3C%2FLINGO-BODY%3E