Hello @Kushal_Panchal,
Thank you for bringing this to our attention. It appears there's some discrepancy in the CR0 bit configuration between the user manual and the SSP configuration structure.
Please share the attached images so we can take a closer look and provide further assistance on this matter.
Thanks, and looking forward to resolving this with you!
Best regards,
Daniel Lopez