About KE04 glitch filter

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About KE04 glitch filter

ソリューションへジャンプ
1,689件の閲覧回数
jun1
Contributor V

Thank you for your help.

KE04 Subfamily Reference Manual, Rev. 4, 01/2019
The 11.4 input glitch filter settings were written as follows:

Glitches that are shorter than the selected clock period will be filtered out; Glitches that are more than twice the selected clock period will not be filtered out. It will pass to internal circuitry.

I have a question here,
Are glitches longer than the selected clock period and less than twice the period removed?
Do I have to think like the attached diagram?

Thank you.

jun.

ラベル(1)
0 件の賞賛
返信
1 解決策
1,534件の閲覧回数
jingpan
NXP TechSupport
NXP TechSupport

Hi jun,

The result of filtering glitch between one clock and two clock is not certain. Sometime it can pass, and sometime it can't.  This is determined by the time of sampling edge. If it can be sampled by 2 edge, it can pass. Your picture is correct.

Regards,

Jing

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,534件の閲覧回数
jun1
Contributor V

Hi.

Thank you very much for your kindness. I understand that.

jun.

0 件の賞賛
返信
1,535件の閲覧回数
jingpan
NXP TechSupport
NXP TechSupport

Hi jun,

The result of filtering glitch between one clock and two clock is not certain. Sometime it can pass, and sometime it can't.  This is determined by the time of sampling edge. If it can be sampled by 2 edge, it can pass. Your picture is correct.

Regards,

Jing

0 件の賞賛
返信