About KE04 glitch filter

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

About KE04 glitch filter

跳至解决方案
1,821 次查看
jun1
Contributor V

Thank you for your help.

KE04 Subfamily Reference Manual, Rev. 4, 01/2019
The 11.4 input glitch filter settings were written as follows:

Glitches that are shorter than the selected clock period will be filtered out; Glitches that are more than twice the selected clock period will not be filtered out. It will pass to internal circuitry.

I have a question here,
Are glitches longer than the selected clock period and less than twice the period removed?
Do I have to think like the attached diagram?

Thank you.

jun.

标签 (1)
0 项奖励
回复
1 解答
1,666 次查看
jingpan
NXP TechSupport
NXP TechSupport

Hi jun,

The result of filtering glitch between one clock and two clock is not certain. Sometime it can pass, and sometime it can't.  This is determined by the time of sampling edge. If it can be sampled by 2 edge, it can pass. Your picture is correct.

Regards,

Jing

在原帖中查看解决方案

0 项奖励
回复
2 回复数
1,666 次查看
jun1
Contributor V

Hi.

Thank you very much for your kindness. I understand that.

jun.

0 项奖励
回复
1,667 次查看
jingpan
NXP TechSupport
NXP TechSupport

Hi jun,

The result of filtering glitch between one clock and two clock is not certain. Sometime it can pass, and sometime it can't.  This is determined by the time of sampling edge. If it can be sampled by 2 edge, it can pass. Your picture is correct.

Regards,

Jing

0 项奖励
回复