Recommended decoupling RT1064?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Recommended decoupling RT1064?

ソリューションへジャンプ
2,971件の閲覧回数
carstengroen
Senior Contributor II

In the RT1050/RT1060 Hardware Development Guide: https://www.nxp.com/docs/en/user-guide/MIMXRT105060HDUG.pdf 

on page 3 is a list of the various power connections and the recommended decoupling capacitors. For Pin VDD_SNVS_CAP is listed 1 x 0.22uF and 1 x 4.7uF:

pastedImage_4.png

On the other hand, when looking at the EVK schematics for the 1064EVK, only a single 0.22uF capactor is shown:

pastedImage_3.png

Which one is "the most recommended" way ?

Also, the NVCC_PLL signal is not mentioned in the Hardware Development Guide, according to the EVK, there is a single 0.22uF and a single 4.7uF as decoupling, I assume this is the recommended way ?

1 解決策
2,826件の閲覧回数
fangfang
NXP TechSupport
NXP TechSupport

Hello,

There is single 0.22uF + a single 4.7uF or single  0.22uF is ok for the VDD_SNVS_CAP/NVCC_PLL . Hope it help you.

regards

Tina

元の投稿で解決策を見る

2 返答(返信)
2,827件の閲覧回数
fangfang
NXP TechSupport
NXP TechSupport

Hello,

There is single 0.22uF + a single 4.7uF or single  0.22uF is ok for the VDD_SNVS_CAP/NVCC_PLL . Hope it help you.

regards

Tina

2,826件の閲覧回数
carstengroen
Senior Contributor II

Thanks,

I was just confused that there was differences between the EVK and the Hardware Development Guide.

0 件の賞賛
返信