I am having difficulties finding out the info about the L1 data/instruction cache refill cycle of imx8mm A53 core. Does anyone have such data? Thanks.
