iMX7D 16-bit DDR3 Implementation Issue

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

iMX7D 16-bit DDR3 Implementation Issue

Jump to solution
556 Views
x10
Contributor V

Hi, NXP team

Does iMX7D support 16-bit DDR3 implementation? In RM DDRC_MSTR[13:12] = DATA_BUS_WIDTH = 2'b01: Half DQ bus width to SDRAM-DRAM_DATA[15:0], it seems that DDRC can work with 16-bit DDR3 chip, but it doesn't work with my test. I just want to make sure if iMX7D DDRC can work with 16-bit DDR3 or not, otherwise something wrong in my test.

Thanks!

Cheng Shi

 

Labels (2)
0 Kudos
Reply
1 Solution
486 Views
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

Yes, your understanding is correct.

Best regards.

View solution in original post

0 Kudos
Reply
3 Replies
526 Views
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

i.MX7D supports 16/32-bit DDR3L/LPDDR2/LPDDR3-1066 memories.

You can configure this directly in RPA when doing the DDR stress test.

Best regards.

0 Kudos
Reply
503 Views
x10
Contributor V

Thanks for quick reply!

As my understanding, the ds file generated by MX7D_DDR3_Register_Programming_Aid_V1_3 can been used to setup 16-bit DDR3(single chip). Is that right?

 

Regards

Cheng Shi

0 Kudos
Reply
487 Views
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

Yes, your understanding is correct.

Best regards.

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2252909%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EiMX7D%2016-bit%20DDR3%20Implementation%20Issue%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2252909%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%2C%20NXP%20team%3C%2FP%3E%3CP%3EDoes%20iMX7D%20support%2016-bit%20DDR3%20implementation%3F%20In%20RM%20DDRC_MSTR%5B13%3A12%5D%20%3D%20DATA_BUS_WIDTH%20%3D%202'b01%3A%20Half%20DQ%20bus%20width%20to%20SDRAM-DRAM_DATA%5B15%3A0%5D%2C%20it%20seems%20that%20DDRC%20can%20work%20with%2016-bit%20DDR3%20chip%2C%20but%20it%20doesn't%20work%20with%20my%20test.%20I%20just%20want%20to%20make%20sure%20if%20iMX7D%20DDRC%20can%20work%20with%2016-bit%20DDR3%20or%20not%2C%20otherwise%20something%20wrong%20in%20my%20test.%3C%2FP%3E%3CP%3EThanks!%3C%2FP%3E%3CP%3ECheng%20Shi%3C%2FP%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-LABS%20id%3D%22lingo-labs-2252909%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CLINGO-LABEL%3Ei.MX7Dual%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3ELinux%3C%2FLINGO-LABEL%3E%3C%2FLINGO-LABS%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2253319%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20iMX7D%2016-bit%20DDR3%20Implementation%20Issue%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2253319%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3C%2FP%3E%0A%3CP%3Ei.MX7D%20supports%26nbsp%3B16%2F32-bit%20DDR3L%2FLPDDR2%2FLPDDR3-1066%20memories.%3C%2FP%3E%0A%3CP%3EYou%20can%20configure%20this%20directly%20in%20RPA%20when%20doing%20the%20DDR%20stress%20test.%3C%2FP%3E%0A%3CP%3EBest%20regards.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2254373%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20iMX7D%2016-bit%20DDR3%20Implementation%20Issue%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2254373%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3C%2FP%3E%0A%3CP%3EYes%2C%20your%20understanding%20is%20correct.%3C%2FP%3E%0A%3CP%3EBest%20regards.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2253836%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20iMX7D%2016-bit%20DDR3%20Implementation%20Issue%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2253836%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EThanks%20for%20quick%20reply!%3C%2FP%3E%3CP%3EAs%20my%20understanding%2C%20the%20ds%20file%20generated%20by%20MX7D_DDR3_Register_Programming_Aid_V1_3%20can%20been%20used%20to%20setup%2016-bit%20DDR3(single%20chip).%20Is%20that%20right%3F%3C%2FP%3E%3CBR%20%2F%3E%3CP%3ERegards%3C%2FP%3E%3CP%3ECheng%20Shi%3C%2FP%3E%3C%2FLINGO-BODY%3E