i.MX8M Mini internal IO pullup/pulldown

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

i.MX8M Mini internal IO pullup/pulldown

跳至解决方案
3,975 次查看
haryanl
Contributor IV

Hi Everyone,

1.) in 3.3V operating mode, I would like to know the typical value of the internal Pull-up/Pull-down resistor

According to the topic below, the value of the internal pull-down resistor is 20KΩ when there is no external resistor:
https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-pull-down-resistor-on-boot-pins/td-p/102643...

2.) According to ERR050080 in Errata IMX8MM_0N87W, "There is a degradation of the internal IO pullup/pulldown capability when the IO pads are continuously driven in the opposite logic level, for example, when internal pullup is enabled with external logic driving the pin low, and a 3.3V operating condition which limits the pads pullup/pulldown ability."
But when the PAD is driven at the same logic level, for example: when internal pullup is enabled with external logic driving the pin High, (Enable pin of another IC)
Is it possible to ignore degradation in this case?

Hope this helps,

Best regards,

Haryanl 

标记 (1)
0 项奖励
回复
1 解答
3,968 次查看
Yuri
NXP Employee
NXP Employee

@haryanl 
Hello,

   I think - yes - it is possible to ignore degradation, when the PAD is driven at the same logic level.

Regards,
Yuri.

在原帖中查看解决方案

0 项奖励
回复
4 回复数
3,969 次查看
Yuri
NXP Employee
NXP Employee

@haryanl 
Hello,

   I think - yes - it is possible to ignore degradation, when the PAD is driven at the same logic level.

Regards,
Yuri.

0 项奖励
回复
3,965 次查看
haryanl
Contributor IV

Hi @Yuri 

Our customer asked what is the value of the internal pull-up/down resistors, is there a Typical value for them?

hope for your help

Best Regards,

Haryanl 

3,963 次查看
Yuri
NXP Employee
NXP Employee

@haryanl 
Hello,

   It is hard to guarantee resistors values, nevertheless estimations 
of 20K  -  92K can be used.

Regards,
Yuri.

0 项奖励
回复
3,961 次查看
haryanl
Contributor IV

Thank for your support @Yuri 

Regards,

Haryanl