i.MX6SDL register access time.

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX6SDL register access time.

Jump to solution
568 Views
satoshishimoda
Senior Contributor I

Hi community,

We have some questions about i.MX6SDL register access

Please see our questions as below.

[Q1]

Would you let me know what clock is used to access (read/write) a peripheral register?

(e.g. eCSPI, EIM, etc...)

I feel ipg_clk_root is used, right?

[Q2]

Would you let me knwo how log clock cycle is needed to access a peripheral register?

Best Regards,

Satoshi Shimoda

Labels (1)
0 Kudos
1 Solution
426 Views
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

access time is described in sect.13.1.1 Features  IMX6SDLRM

Peripheral read transactions require a minimum of 2 hclk clocks, and unbuffered

write transactions require a minimum of 3 hclk clocks.

clocks shown on Table 13-1. AIPSTZ Clocks

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
1 Reply
427 Views
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

access time is described in sect.13.1.1 Features  IMX6SDLRM

Peripheral read transactions require a minimum of 2 hclk clocks, and unbuffered

write transactions require a minimum of 3 hclk clocks.

clocks shown on Table 13-1. AIPSTZ Clocks

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 Kudos