boot strapping timing

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

boot strapping timing

Jump to solution
1,682 Views
inmaku
Contributor III

What is the Timing relation ship between sampling the i.MX6 GPIOs for boot strapping and the POR_B Signal? What are teh Setup/hold requirements?

Thanks,

Ingo

Labels (1)
Tags (3)
0 Kudos
Reply
1 Solution
1,329 Views
Yuri
NXP Employee
NXP Employee

I am afraid - no, this information is not provided in documentation.

View solution in original post

0 Kudos
Reply
4 Replies
1,329 Views
Yuri
NXP Employee
NXP Employee


The boot mode pins are read at 300us to 1ms after reset is deasserted,

therefore if buffers are used to isolate the boot pins, they should be

enabled for 1-10 ms after reset negation.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

1,329 Views
inmaku
Contributor III

Hi Yuri,

Thanks - that is what I needed. Can I find this Information in the reference Manual or data sheet?

Thanks,

Ingo

0 Kudos
Reply
1,330 Views
Yuri
NXP Employee
NXP Employee

I am afraid - no, this information is not provided in documentation.

0 Kudos
Reply
1,329 Views
inmaku
Contributor III

After your posting I did remember one reference design making this statement: The MCIMX6SLEVK board has this note on page 13.

With this  - I guess - I have to take the word on it.

Thanks!