boot strapping timing

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

boot strapping timing

跳至解决方案
2,404 次查看
inmaku
Contributor III

What is the Timing relation ship between sampling the i.MX6 GPIOs for boot strapping and the POR_B Signal? What are teh Setup/hold requirements?

Thanks,

Ingo

标签 (1)
标记 (3)
0 项奖励
回复
1 解答
2,051 次查看
Yuri
NXP Employee
NXP Employee

I am afraid - no, this information is not provided in documentation.

在原帖中查看解决方案

0 项奖励
回复
4 回复数
2,051 次查看
Yuri
NXP Employee
NXP Employee


The boot mode pins are read at 300us to 1ms after reset is deasserted,

therefore if buffers are used to isolate the boot pins, they should be

enabled for 1-10 ms after reset negation.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

2,051 次查看
inmaku
Contributor III

Hi Yuri,

Thanks - that is what I needed. Can I find this Information in the reference Manual or data sheet?

Thanks,

Ingo

0 项奖励
回复
2,052 次查看
Yuri
NXP Employee
NXP Employee

I am afraid - no, this information is not provided in documentation.

0 项奖励
回复
2,051 次查看
inmaku
Contributor III

After your posting I did remember one reference design making this statement: The MCIMX6SLEVK board has this note on page 13.

With this  - I guess - I have to take the word on it.

Thanks!