Watchdog disable

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 
3,335件の閲覧回数
shamiksaha
Contributor II

Hi guys,

As a mistake while blowing the fuses in U-Boot, I set the watchdog enable fuse as well, now every 90 seconds my board gets reset. Can the watchdog be disabled by software in uboot after setting the fuse??

Please help.....

ラベル(2)
0 件の賞賛
返信
1 解決策
3,148件の閲覧回数
shamiksaha
Contributor II

Thanks for your reply Yuri,

I found the solution. In the System Reset Control register (SRC_SCR) at address 0x20d8000 there is a watchdog mask bit. On setting this bit i'm able to avoid the constant resetting, however due to this software rest is disabled and I have to manually reset the board everytime.

regards,

Shamik

元の投稿で解決策を見る

2 返答(返信)
3,148件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  According to Watchdog Control Register (WDOGx_WCR) description

the WDZST, WDBG, WDW, WDE, WDT bits  are write-once only bits.
Once the software does a write access to these bits, they will be locked

and cannot be reprogrammed until the next system reset assertion.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
3,149件の閲覧回数
shamiksaha
Contributor II

Thanks for your reply Yuri,

I found the solution. In the System Reset Control register (SRC_SCR) at address 0x20d8000 there is a watchdog mask bit. On setting this bit i'm able to avoid the constant resetting, however due to this software rest is disabled and I have to manually reset the board everytime.

regards,

Shamik