Shared ZQ resistor

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Shared ZQ resistor

跳至解决方案
3,679 次查看
george
Senior Contributor II

Dear OliverChen

How should we set Shared ZQ resistance in RPA when using LPDDR4 configured as shown below?

pastedImage_1.png

We do not share anything except Reset_n and RZQ in our schematics.

In such a case, should Shared ZQ resistor be DISABLED?

Best Regards,

George

标签 (1)
0 项奖励
回复
1 解答
3,509 次查看
oliver_chen
NXP Employee
NXP Employee

Hi george‌,

I'm sorry the term of 'rank' confuses you. RANK used on DDR is chip select (CS).

"Shared ZQ resistor" can be either enabled or disabled in your configuration because there is only 1-rank (1-CS), but DISABLED is better.

B.R

Oliver

在原帖中查看解决方案

4 回复数
3,509 次查看
oliver_chen
NXP Employee
NXP Employee

Hi george‌,

How many RANKs do you use? If you only use one-rank LPDDR4, you can set "Enalbe/DIsable Shared ZQ resistor" to DISABLED. If you use two-rank LPDDR4 but you have two ZQ resistors, you also set it to DIABLED. Otherwise, you should set it to ENABLED

B.R

Oliver

3,509 次查看
george
Senior Contributor II

Hi OliverChen

Please tell me one last thing.

I may not yet correctly understand the RANK you say.

We use i.MX8M.

Should the "Shared ZQ resistor" be set to Enable when using the LPDDR4 shown in the figure above with the configuration in the table below?

pastedImage_1.png

Best Regards,

George

0 项奖励
回复
3,510 次查看
oliver_chen
NXP Employee
NXP Employee

Hi george‌,

I'm sorry the term of 'rank' confuses you. RANK used on DDR is chip select (CS).

"Shared ZQ resistor" can be either enabled or disabled in your configuration because there is only 1-rank (1-CS), but DISABLED is better.

B.R

Oliver

3,509 次查看
george
Senior Contributor II

Dear OliverChen‌,

Thanks.

0 项奖励
回复