SPI without MISO

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

SPI without MISO

Jump to solution
1,020 Views
mustafademirci
Contributor I

Instead of building an SPI port with MOSI and MISO lanes, is it possible to have two symmetric seperate SPI interface with only MOSI lanes between i.MX6 and an FPGA?

Labels (1)
Tags (4)
0 Kudos
1 Solution
783 Views
igorpadykov
NXP Employee
NXP Employee

HI Mustafa

seems one can use configuration with

one interface as master, other slave.  One can look at

IMX6DQRM  sect.21.1.2 Modes and Operations

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
1 Reply
784 Views
igorpadykov
NXP Employee
NXP Employee

HI Mustafa

seems one can use configuration with

one interface as master, other slave.  One can look at

IMX6DQRM  sect.21.1.2 Modes and Operations

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 Kudos