Question, i.MX8M schematic design

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Question, i.MX8M schematic design

Jump to solution
991 Views
SLICE
Contributor IV

Dear team,

(1)

I would like to ask about HDMI_REFCLK_P/N ports of i.MX8M.

Could you show me whether these pins are used only for HDMI circuitry inside of i.MX?

If these pins are used for other circuitry, please let me know.

My customer saw that your Hardware Developer’s Guide says that those pins can be left open when unused, but they want to know those pins are really used ONLY for HDMI.

(2)

Could you show me the way to treat PCIe_RXN_P/N pins of i.MX8M if PCIe is unused?

 

Thanks,

Miyamoto

0 Kudos
1 Solution
664 Views
Yuri
NXP Employee
NXP Employee

Hello,

1.

  The fact, that HDMI_REFCLK clock may be left floating, when HDMI is not used,

without any additional comments in the Hardware Guide, means, that only HDMI

module is affected by this clock.

 

2.

  According to Table 30 (i.MX8M Unused Signal Strapping Recommendations)

of the Hardware Guide, PCIe_RXN_P/N are commented to leave unconnected.

 

https://www.nxp.com/docs/en/user-guide/IMX8MDQLQHDG.pdf 


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
6 Replies
665 Views
Yuri
NXP Employee
NXP Employee

Hello,

1.

  The fact, that HDMI_REFCLK clock may be left floating, when HDMI is not used,

without any additional comments in the Hardware Guide, means, that only HDMI

module is affected by this clock.

 

2.

  According to Table 30 (i.MX8M Unused Signal Strapping Recommendations)

of the Hardware Guide, PCIe_RXN_P/N are commented to leave unconnected.

 

https://www.nxp.com/docs/en/user-guide/IMX8MDQLQHDG.pdf 


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos
664 Views
SLICE
Contributor IV

Hi Yuri

Thanks for your prompt reply.

2.

Actually, we could not find the description about PCIE_RXNxx in your Developer's Guide.

Is it really OK for these pins to leave open?

Thanks,

Miyamoto

0 Kudos
664 Views
Yuri
NXP Employee
NXP Employee

Yes.

PCIe_8.jpg

0 Kudos
664 Views
SLICE
Contributor IV

Hi Yuri

Thanks for your support, but this is final confirmation.

We cannot find the description of PCIE_RXN_P/N in your Hardware Developer’s Guide’(IMX8MDQLQHDG,Rev.0).

Can I understand that this is just an omission?

Best Regards,

Miyamoto

0 Kudos
664 Views
Yuri
NXP Employee
NXP Employee

Hello,

  Yes, just an omission.

Regards,

Yuri,

0 Kudos
664 Views
SLICE
Contributor IV

Hi Yuri

Noted with thanks !

BR,

Miyamoto

0 Kudos