Question, i.MX6Quad power-on sequence

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Question, i.MX6Quad power-on sequence

ソリューションへジャンプ
1,537件の閲覧回数
SLICE
Contributor IV

Dear team,

I would like to ask about power-on sequence for i.MX6Q.

After reading chapter 4 in your Hardware Development Guide for i.MX6Quad, my customer wants to know whether the following sequence, in the following order, can be allowed.

-  2.8V(VDDHIGH_IN) and 1.2V(NVCC_RGMII) are turned on simultaneously.

-  Then, 3.3V(NVCC_EIM0~2,NVCC_ENET,NVCC_GPIO,NVCC_SD3,NVCC_NANDF,NVCC_JTAG) and 2.5V(NVCC_CSI,NVCC_SD1,NVCC_SD2) are turned on simultaneously.

-  Then, NVCC_DRAM(1.5V) is turned on.

 

Could you show me whether the above is allowed?

Thanks,

Miyamoto

ラベル(1)
0 件の賞賛
返信
1 解決策
1,407件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Miyamoto

yes such power-up sequence is allowed, note VDD_SNVS_IN supply must be

turned on before any other power supply and it may be connected (shorted) with VDD_HIGH_IN supply.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,408件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Miyamoto

yes such power-up sequence is allowed, note VDD_SNVS_IN supply must be

turned on before any other power supply and it may be connected (shorted) with VDD_HIGH_IN supply.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信