MX7D A7/M4 peripheral access

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

MX7D A7/M4 peripheral access

跳至解决方案
1,492 次查看
demoniacmilk
Contributor IV

Hello!

the MX7D provides 7 UARTs. The datasheet splits these UARTs into "AP Periphals" and "Shared Peripherals".

pastedImage_1.png

It seems like I may access all UARTs from any core (A7/M4). When I need DMA functionality, i have to use one of the UARTs in the "shared block". Is this correct?

How do I find out which UART interface is part of which block?

标签 (1)
0 项奖励
回复
1 解答
1,322 次查看
Carlos_Musich
NXP Employee
NXP Employee

Hi Lars,

in the Reference manual you can find the following table. It shows that UART1, UART2 and UART3 are able tu use DMA.

pastedImage_1.png


Best regards,
Carlos

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,323 次查看
Carlos_Musich
NXP Employee
NXP Employee

Hi Lars,

in the Reference manual you can find the following table. It shows that UART1, UART2 and UART3 are able tu use DMA.

pastedImage_1.png


Best regards,
Carlos

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复