MX7D A7/M4 peripheral access

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MX7D A7/M4 peripheral access

ソリューションへジャンプ
1,484件の閲覧回数
demoniacmilk
Contributor IV

Hello!

the MX7D provides 7 UARTs. The datasheet splits these UARTs into "AP Periphals" and "Shared Peripherals".

pastedImage_1.png

It seems like I may access all UARTs from any core (A7/M4). When I need DMA functionality, i have to use one of the UARTs in the "shared block". Is this correct?

How do I find out which UART interface is part of which block?

ラベル(1)
0 件の賞賛
返信
1 解決策
1,314件の閲覧回数
Carlos_Musich
NXP Employee
NXP Employee

Hi Lars,

in the Reference manual you can find the following table. It shows that UART1, UART2 and UART3 are able tu use DMA.

pastedImage_1.png


Best regards,
Carlos

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,315件の閲覧回数
Carlos_Musich
NXP Employee
NXP Employee

Hi Lars,

in the Reference manual you can find the following table. It shows that UART1, UART2 and UART3 are able tu use DMA.

pastedImage_1.png


Best regards,
Carlos

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信