How to use LVDS output

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

How to use LVDS output

ソリューションへジャンプ
1,966件の閲覧回数
ko-hey
Senior Contributor II

Hi all

I have question about using LVDS output.

1.When I use LVDS output, do I need any register settings of IPU ?

  If yes, please let me know the register.

2.I'm watching both a figure37-39 and figure39-1.

  In my understanding, DI's output is connected to LDB input such as lcdif1_data, lcdif1_hsync, lcdif1_vsync, lcdif1_enable, lcdif1_reset and lcdif1_clk.

  If my understanding is correct, please tell me knoe the connection of each port.

3.Does LVDS_TXx and LVDS_CLK are made from Parallel Interface Data Synchronizer'DATA and Timing Generator'DISP_CLK ?

4.Let me confirm about IPUx_DI0_GENERAL register's discription.

  The discription includes following signal that like external pins.

  Are these pins internal signal?

  IPU_DI0_GENERAL bit22 IPP_PIN_2

  IPU_DI0_GENERAL bit21 External VSYNC

  IPU_DI0_GENERAL bit20 External CLOCK

  IPU_DI0_GENERAL bit17 Output Clock

  IPU_DI0_GENERAL bit7:0 di0_polarity_i_1

ko-hey

ラベル(1)
タグ(3)
0 件の賞賛
返信
1 解決策
1,564件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

HI ko-hey

1. yes. For register settings of IPU one can look at SDK ldb example

2. yes understanding is correct and DI's output is connected to LDB input.

Connections can be found in Figure 39-1. LDB Block Diagram

http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf

also it may be useful to look at Figure 19-1. i.MX53 LVDS Display Bridge (LDB) Block

http://www.freescale.com/files/32bit/doc/user_guide/MX53UG.pdf

3. LVDS_TXx and LVDS_CLK are produced by LDB block internally, LDB uses

DI's output for its producing

4. all clocks described in IPUx_DI0_GENERAL are produced by IPU internally

for usage with LDB. For code examples one can look at SDK ldb example

i.MX6Q|i.MX 6Quad Processors|Quad Core|Freescale

1.jpg

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,565件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

HI ko-hey

1. yes. For register settings of IPU one can look at SDK ldb example

2. yes understanding is correct and DI's output is connected to LDB input.

Connections can be found in Figure 39-1. LDB Block Diagram

http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf

also it may be useful to look at Figure 19-1. i.MX53 LVDS Display Bridge (LDB) Block

http://www.freescale.com/files/32bit/doc/user_guide/MX53UG.pdf

3. LVDS_TXx and LVDS_CLK are produced by LDB block internally, LDB uses

DI's output for its producing

4. all clocks described in IPUx_DI0_GENERAL are produced by IPU internally

for usage with LDB. For code examples one can look at SDK ldb example

i.MX6Q|i.MX 6Quad Processors|Quad Core|Freescale

1.jpg

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,564件の閲覧回数
ko-hey
Senior Contributor II

Hi Igor

Thanks!!

ko-hey

0 件の賞賛
返信