"Input clock X" corresponds Fsin (Figure 15-3. Signal processing configurations of the i.MX6 SDL RM )
"Output clock X" corresponds Fsout.
Table 15-7 (Pre-processing, post-processing options) shows what configurations are possible when
it is needed to convert the sampling rate of a signal, associated with an input clock into a signal, associated
with a different output clock.