DDR3L routing

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

DDR3L routing

1,946 次查看
surendrajadhav
Contributor IV

Hello,

We are routing DDR3L signals and referring to HW development guide. In this we are routing the signals as per table, which is attached.

As shown in attached figure, does the bigger red circle represent minimum routing length should be Clock(min)-200mil?

As we are routing clock with 1400 mils, so we are allowed to route data and its control signals between 1200 to 1400 mils?

The other doubt is in smaller red circle. Does the dash --- represents the same recommendation to DRAM_D[15:8] are same as DRAM_D[7:0].

Regards,

Surendra J.

标签 (1)
0 项奖励
回复
4 回复数

1,813 次查看
surendrajadhav
Contributor IV

Hello,

This question is for i.MX6UL processor.

@Igor,

Thanks a lot for your reply.

Could you please elaborate then what dash represents in the two red circles?

Regards,

Surendra

0 项奖励
回复

1,813 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Surendra

dash represents no specific restrictions/recommendations.

Best regards
igor

0 项奖励
回复

1,813 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Surendra

>As shown in attached figure, does the bigger red circle represent minimum routing length should be Clock(min)-200mil?

no

>Does the dash --- represents the same recommendation to DRAM_D[15:8] are same as DRAM_D[7:0].

no

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

1,813 次查看
Carlos_Musich
NXP Employee
NXP Employee

HI Surendra,

which processor are you using?

Carlos

0 项奖励
回复